

AMP DISPLAY INC.

SPECIFICATIONS

&"(!₽7C@CFTFT MODULE#HCI7<

CUSTOMER:						
CUSTOMER PART NO.						
AMP DISPLAY PART NO.	5 A ! & (\$' & \$ @ 8 HB E K ! H\$ \$ <					
APPROVED BY:						
DATE:						
APPROVED FOR SPECIFICATIONS APPROVED FOR SPECIFICATION AND PROTOTYPES						

AMP DISPLAY INC

9856 SIXTH STREET RANCHO CUCAMONGA CA 91730 TEL: 909-980-13410 FAX: 909-980-1419 WWW.AMPDISPLAY.COM

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

RECORD OF REVISION

Revision Date	Page	Contents	Editor
2009/01/06	-	New Release	Emil
2009/3/24	-	Modify Features (6)	Kokai

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

1 Features

LCD 2.4 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) for mobile-phone or handy electrical equipments.

- (1) Construction: 2.4" a-Si color TFT-LCD, White LED Backlight, Touch Panel and FPCB.
- (2) Main LCD: 2.1 Amorphous-TFT 2.4 inch display, transmissive, Normally white type, 12 o'clock.
 - 2.2 240(RGB)X320 dots Matrix, 1/320 Duty.
 - 2.3 Narrow-contact ledge technique.
 - 2.4 Main LCD Driver IC: SPFD5408B
 - 2.5 262K: Red-6bit, Green-6bit, Blue-6bit(18-bit interface)
- (3) Low cross talk by frame rate modulation
- (4) Direct data display with display RAM
- (5) Partial display function: You can save power by limiting the display space.
- (6) Interface: MPU and RGB Interface. (Select by H/W Jumper). Default: SPI

	JP0(IM	0)	JP1(IM1)		JP2(IM2)		JP3(IM3)		Remark
Interface mode	R1(H)	R2(L)	R3(H)	R4(L)	R5(H)	R6(L)	R7(H)	R8(L)	
80-18BIT	NC	0R	0R	NC	NC	0R	0R	NC	
80-9BIT	0R	NC	0R	NC	NC	0R	0R	NC	
80-16BIT	NC	0R	0R	NC	NC	0R	NC	0R	
80-8BIT	0R	NC	0R	NC	NC	0R	NC	0R	
SPI	NC	0R	NC	0R	0R	NC	NC	0R	Default

(7) Abundant command functions:

Area scroll function

Display direction switching function

Power saving function

Electric volume control function: you are able to program the temperature compensation function.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

2 Mechanical specifications

Dimensions and weight

Item		Specifications	Unit
External shape dimensions		*1 43.6 (W) x 85.5 (H) x4.4(T)	mm
Main	Pixel size	0.153 (W) x 0.153 (H)	mm
LCD	Active area	36.72 (W) x 48.96 (H)	mm
	Number of Pixels	240(H)x320(V) pixels	mm
Weight		18.75	g

^{*1.} This specification is about External shape on shipment from AMPIRE.

3 Absolute max. ratings and environment

3-1 Absolute max. ratings

Ta=25°C GND=0V

4

Item	Symbol	Min.	Max.	Unit	Remarks
Power voltage	VDD – GND	-0.3	+3.3	V	
Power voltage	LED A – LED K	-0.5	+4.0	V	Parallel
Input voltage	VIN	-0.5	VDD	V	

3-2 Environment

Item	Specifications	Remarks
Storage temperature	Max. +80 °C Min30 °C	Note 1: Non-condensing
Operating temperature	Max. +70 °C Min10 °C	Note 1: Non-condensing

Note 1 : Ta≤+40 °C · · · · Max.85%RH

Ta>+40 $^{\circ}$ C · · · The max. humidity should not exceed the humidity with 40 $^{\circ}$ C 85%RH.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

4 Electrical specifications

4-1 Electrical characteristics of LCM

 $(V_{DD}=3.0V, Ta=25 \,{}^{\circ}C)$

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
IC power voltage	V_{DD}		2.6	2.8	3.3	V
High-level input voltage	V _{IHC}		0.8		V_{DD}	V
Low-level input voltage	V _{ILC}		-0.3		0.2V _{DD}	V
Consumption current of VDD	I _{DD}	LED OFF	-	6	10	mA
Consumption current of LED	I _{LED_ON}	V _{LED} =12.8V	-	20	1	mA


^{3 1. 1/320} duty.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

4-2 LED back light specification

Item	Symbol	mbol Conditions		TYP.	MAX.	Unit
Forward voltage	V_{f}	I _f =20mA	12.3	12.8	13.8	V
Reverse voltage	V _r		-	-	12	V
Forward current	I _f	4-chip serial -		18	20	mA
Power Consumption	P _{BL}	I _f =20mA	-	256	276	mW
Uniformity (with L/G)	-	I _f =20mA	80%*1	-	-	
Bare LED Luminous intensity	V _f 13.2V 3700 cd/m ²					
Luminous color	White					
Chip connection		4 ch	nip serial c	onnection		

Bare LED measure position:



*1 Uniformity (LT):
$$\frac{Min(P1 \sim P9)}{Max(P1 \sim P9)} \times 100 \ge 80\%$$

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

4-3. Touch Panel Electrical Specification

Parameter	Condition	Standard Value	
Terminal Resistance	X Axis	160 ~ 640 Ω	
	Y Axis	160 ~ 640 Ω	
Insulating Resistance	DC 25 V	More than $10M\Omega$	
Linearity	1	±1.5 %	

Note A.

Notes area for pen notes life test is 10 x 9 mm.

Size of word is 7.5 x 6.72 Shape of pen end : R0.8

Load: 250 g

Note B

By Silicon rubber tapping at same point


Shape of rubber end: R8

Load : 200g

Frequency: 5 Hz

Interface

No.	Symbol	Function
1	Y+	Touch Panel Top Signal
2	X+	Touch Panel Left Signal
3	Y-	Touch Panel Bottom Signal
4	X-	Touch Panel Right Signal



7

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

5 Main LCD


5-1 Optical characteristics


 $(1/320 \text{ Duty in case except as specified elsewhere Ta = }25^{\circ}\text{C})$

Item	Symbol	Temp.	Min.	Std.	Max.	Unit	Conditions
Response	Tr	25 °C		15	25	ms	θ =0 ° , φ =0 °
time	Tf	25 °C		20	30	1115	(Note 2)
Contrast ratio	CR	25 °C	ı	200	-	-	θ =0°, φ =0° LED:ON, LIGHT:OFF (Note 4)
Transmittance	Т	25 °C	-	4.7	-	%	
Visual angle range front and rear	θ	25 °C		(θf) 35 (θb) 65		De- gree	φ = 0°, CR \ge 10 LED:ON LIGHT:OFF (Note 3)
Visual angle range left and right	θ	25 °C	(θl) 70 (θr) 70		De- gree	φ =90°, CR \ge 10 LED:ON LIGHT:OFF (Note 3)	
Visual angle direction priority			12:00			(Note 5)	
Brightness			170	220		Cd/ m2	I _F =20mA, Full White pattern


5-2 CIE (x, y) chromaticity (1/320 Duty Ta = 25° C)

Item	Symbol	Т	ransmissiv	Conditions	
itom	Cymbol	Min.	Тур.	Max.	Corrainono
Red	Х	0.5789	0.6289	0.6789	$\theta = 0^{\circ}$, $\varphi = 0^{\circ}$
Neu	Υ	0.2946	0.3446	0.3946	, ,
Green	Х	0.2968	0.3468	0.3968	$\theta = 0^{\circ}$, $\varphi = 0^{\circ}$
Green	Y	0.5293	0.5793	0.6293	·
Blue	Х	0.1095	0.1595	0.2095	θ =0°, φ =0°
Dide	Υ	0.0975	0.1475	0.1975	, ,
White	Х	0.261	0.311	0.361	θ =0°, φ =0°
vviille	Υ	0.2971	0.3471	0.3971	, ,







NOTE 2: Response tome definition




NOTE 3: $\varphi \cdot \theta$ definition



NOTE 4: Contrast definition



NOTE 5: Visual angle direction priority



Date: 2009/03/24 AMP DISPLAY INC. 10

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.


6 Block Diagram

Block diagram (Main LCD)

Display format: A-Si TFT transmissive, Normally white type, 12 o'clock.

Display composition: 240 x RGB x 320 dots

LCD Driver: SPFD5408B



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

7 Interface specifications

Pin No.	Terminal	Functions						
1	ENABLE	A data ENABLE signal in RGB I/F mo	ode.					
2	DOTCLK	Dot clock signal in RGB I/F mode.						
3	HSYNC	Frame synchronizing signal in RGB I/F mode.						
4	VSYNC	Frame synchronizing signal in RGB I	/F mode.					
5	/CS	Chip select signal.						
6	WR/SCL	Write enable signal/Serial bus interfa	ce clock input pin.					
7	SDI	Serial bus interface data input pin.						
8	RS	Command/display Data Selection.						
9	NC	NC						
10	/RD	Read enable signal.						
11	/RESET	Reset pin. Setting either pin low initialize Must be reset the chop after power being						
12	PD0							
13	PD1							
14	PD2							
15	PD3							
16	PD4							
17	PD5	Mode	DB Pin in use					
18	PD6	MCU 18-bit	PD [17:0]					
19	PD7	MCU 16-bit	PD [17:10], DB[8:1]					
20	PD8	MCU 9-bit MCU 8-bit	PD [17:9] PD [17:10]					
21	PD9	WCO 6-Bit	SDI, SDO/ PD [17:0]					
22	PD10	Serial Mode/Digital RGB Interface Mode	R[5:0]=PD[17:12]					
23	PD11	Geriai Mode/Bigitai NGB interrace Mode	G[5:0]=PD[11:6] B[5:0]=PD[5:0]					
24	PD12		D[3.0]=FD[3.0]					
25	PD13							
26	PD14							
27	PD15							
28	PD16							
29	PD17							

(To be continued)

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

30	VDD	Power supply for the internal logic circuit. (VDD=2.2~3.3V)
31	VCI	Dower aupply for Stop up airquit (VCI=2.5-2.2)()
32	VCI	Power supply for Step-up circuit. (VCI=2.5~3.3V)
33	NC	
34	NC	
35	NC	
36	NC	NC
37	NC	
38	NC	
39	NC	
40	GND	GND-terminal
41	NC	
42	NC	NC
43	NC	INC
44	NC	
45	GND	GND-terminal
46	SDO	Serial bus interface data output pin.
47	NC	
48	NC	NC NC
49	NC	
50	GND	GND-terminal
51	GND	GIVD-terminal

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

7-1 80-system 18-bit interface

The instruction and GRAM accessing format of 80-system 18-bit interface are shown in Figure 7-1 and Figure 7-2, respectively.




Figure 7-1




Figure 7-2

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

7-2 80-system 16-bit interface

The instruction and GRAM accessing format of 80-system 16-bit interface are shown in Figure 7-3 and Figure 7-4, respectively.




Figure 7-3




Figure 7-4

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

7-3 80-system 9-bit interface

The instruction and GRAM accessing format of 80-system 9-bit interface are shown in Figure 7-5 and Figure 7-6, respectively.




Figure 7-5




Figure 7-6

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

7-4 80-system 8-bit interface

The instruction and GRAM accessing format of 80-system 8-bit interface are shown in Figure 7-7 and Figure 7-8, respectively.




Figure 7-7




Figure 7-8

Date: 2009/03/24 AMP DISPLAY INC. 17

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

Serial Peripheral interface (SPI) 7-5

The system interface of SPFD5408B also includes the Serial Peripheral Interface (SPI). In SPI mode, /CS, SCL, SDI and SDO are used to transfer data between MCU and SPFD5408B. IM0/ID pin served as the ID pin. Figure 7-9 illustrates the detail timing while using SPI. Be aware that the unused pins such as DB17-0 pins must be fixed at either IOVCC or GND level.




Figure 7-9

Transferred bits	s	V	1	2	3		4	5	6	7	8
Start byte format	Transfer start	7	Device ID	code			11			RS	R/W
	70		0	1	1	V	1	0	ID		
Note 1) ID bit is selected by s	etting the IM0/ID pin.				0.						

A I W

18

Note 1) ID bit is selected by setting the IM0/ID pin.

RS	R/W	Function
0	0	Set an index register
0	1	Read a status
1	0	Write an instruction or RAM data
1	1	Read an instruction or RAM data

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

The instruction and GRAM accessing format o Serial Peripheral interface are shown in Figure 7-10 and Figure 7-11 respectively.




Figure 7-10




Figure 7-11

When read operation is desired In SPI mode, valid data are read out as the SPFD5408B reads out the 6th byte data from the internal GRAM. The RAM data transfer in SPI mode, in SPI mode with status read are illustrated in Figure 7-12,, respectively.




Figure 7-12

19

7-6 RGB Interface

AM-240320LDTNQW-00H also includes external (RGB) interface for displaying moving picture. External interface can be set by RIM1-0 bit. Table 7-1summarized the corresponding types of RGB interface with RIM1-0 setting.

RIM1	RIM0	RGB Interface	DB Pin
0	0	18-bit RGB interface	DB17-0
0	1	16-bit RGB interface	DB17-10, 8-1
1	0	6-bit RGB interface	DB17-12
1	1	Setting disabled	2-2

Table 7-1

RGB interface cab access SPFD5408B by VSYNC, HSYNC, ENABLE, DOTCLK and DB17-0 signals, where VSYNC is used for frame synchronization; HSYNC is used for line synchronization and ENABLE is served as the valid data synchronized signals. The RGB interface can be rewriting minimum necessary data to the GRAM area which need to be overwritten with use of window address function and high-speed write mode. It is necessary for RGB interface to set front and back porch periods after and before a display period, respectively. Figure 7-13 illustrates the general timing for RGB interface. There are some constrain while using RGB interface. The following summarized the conditions

- (a) Partial display/ scroll function / interlace and graphics operation function are not available for RGB interface.
- (b) In RGB interface VSYNC, HSYNC, and DOTCLK signals must be input through a display operation period.
- (c) The setting of the NO1-0 bits, STD1-0 bits and EQ1-0 bits are based on DOTCLK in RGB interface mode. In 6-bit RGB interface mode, it takes 3 DOTCLK inputs to transfer one pixel. Be aware data transfer in units of 3 DOTCLK inputs in 6-bit RGB interface mode is necessary. Set the cycle of each signal in 6-bit interface mode (VSYNC, HSYNC ENABLE, DB17-0) to input 3x clock to complete data transfer in units of pixels.
- (d) In RGB interface mode, the front porch period continues until the next VSYNC input is detected after drawing one frame.
- (e) In RGB interface mode, a GRAM address (DB17-0) is set in the address counter every frame on the falling edge of VSYNC.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.




Figure 7-13

RGB interface includes ENABLE signal served as valid data synchronized signals. Moreover, the active level for ENABLE can be set by EPL. The EPL bit inverts the polarity of ENABLE signal. Table 7-2 summarized the setting of EPL and ENABLE active level for GRAM accessing. Setting both EPL and ENABLE bits to automatically update RAM address in the AC is necessary while writing data to the GRAM.

EPL	ENABLE	RAM Write	RAM Address
0	0	Enabled	Updated
0	1	Disenabled	Retained
1	0	Disenabled	Retained
1	1	Enabled	Updated

Table 7-2

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

SPFD5408B can support 18-bit, 16-bit and 6-bit RGB interface. The detail timing diagram for 18-bit, 16-bit and 6-bit RGB interface are shown in Figure 7-15 and Figure 7-15 respectively.




Figure 7-14

22




Figure 7-15

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

The RGB interface also has the window address function to transfer only minimum necessary data on the moving picture GRAM area, which can lower the power consumption and still can use system interface to rewrite data in still picture RAM area while displaying a moving picture. Setting RM = 0 while in RGB interface mode can make GRAM access through the system interface. When RGB interface accessing GRAM is desired, wait for one read/write bus cycle following by RM = 1 setting. Figure 7-16 illustrates the timing diagram when displaying a moving picture through the RGB interface and rewriting data in the still picture GRAM area through the system interface.




Figure 7-16

* 6-bit RGB interface

RAM accessing format and data transmission synchronization of 6-bit RGB interface are shown in Figure 7-17 and Figure 7-18, respectively.




Figure 7-176




Figure 7-18

Date: 2009/03/24 AMP DISPLAY INC. 24

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

* 16-bit RGB interface

RAM accessing format of 16-bit RGB interface are shown in Figure 7-19.




Figure 7-19

* 18-bit RGB interface

RAM accessing format of 18-bit RGB interface are shown in Figure 8-21.




Figure 7-20

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

7-7 Instruction List

Main LCD Driver IC:SPFD5408B

Register						lanas O bi							Law	or O bit			
Register No	Register	CB15	CB14	CB13	CB12	Jpper 8-bi CB11	CB10	CB9	CB8	CB7	CB6	CB5	CB4	er 8-bit CB3	CB2	CB1	CB0
00h	ID Read	0	1	0	1	0	1	0	0	0	0	0	0	1	0	0	0
01h	Driver Output Control	0	0	0	0	0	SM	0	SS	0	0	0	0	0	0	0	0
02h	LCD Drive Waveform	0	0	0	0	0	(0)	B/C	(0)	0	0	0	0	0	0	0	0
UZII	Control	0	U	0	"	"	'	(0)	0	0	U	"	0	0	0	0	۰
03h	Entry Mode	TRIREG	DFM	0	BGR	0	0	0	0	ORG	0	I/D1	I/D0	AM	0	0	0
04h	Casling Control	(0)	(0)	0	(0)	0	0	RCV1	RCV0	(0)	0	(1)	(1) RCH0	(0) 0	0	RSZ1	RSZ0
0411	Scaling Control	U	U	0	0	"	U	(0)	(0)	0	U	RCH1 (0)	(O)	0	0	(0)	(0)
07h	Display Control (1)	0	0	PTDE1	PTDE0	0	0	0	BASEE	0	0	0	DTE	COL	0	D1	0
001-	DiI 0II (0)			(0)	(0)	FDO	FDO	ED4	(0)				(0)	(0)	DDD	(0)	DDO
08h	Display Control (2)	0	0	0	0	FP3 (1)	FP2 (0)	FP1 (0)	FP0 (0)	0	0	0	0	BP3 (1)	BP2 (0)	BP1 (0)	BP0 (0)
09h	Display Control (3)	0	0	0	0	0	PTS2	PTS1	PTS0	0	0	PTG1	PTG0	ISC3	ISC2	ISC1	ISC0
		_					(0)	(0)	(0)			(0)	(0)	(0)	(0)	(0)	(0)
0Ah	Frame Cycle Control	0	0	0	0	0	0	0	0	0	0	0	0	FMARKOE (0)	FMI2 (0)	FMI1 (0)	FMI0 (0)
0Ch	External Display	0	0	0	0	0	0	0	RM	0	0	DM1	DM0	0	0	RIM1	RIM0
	interface control (1)								(0)			(0)	(0)			(0)	(0)
0Dh	Frame Maker Position	0	0	0	0	0	0	0	FMP8 (0)	FMP7 (0)	FMP6 (0)	FMP5 (0)	FMP4	FMP3 (0)	FMP2 (0)	FMP1 (0)	FMP0 (0)
0Fh	External Display	0	0	0	0	0	0	0	0	0	0	0	(0) VSPL	HSPL	0	EPL	DPL
	interface control (2)												(0)	(0)		(0)	(0)
10h	Power Control (1)	0	0	0	SAP	0	BT2	BT1	BT0	APE	0	AP1	AP0	0	DSTB	SLP	0
11h	Power Control (2)	0	0	0	(0)	0	(0) DC12	(0) DC11	(0) DC10	(0)	DC02	(0) DC01	(0) DC00	0	(0) VC2	(0) VC1	VC0
	1 out o o o o o o o o o o o o o o o o o o		-				(0)	(0)	(0)		(0)	(0)	(0)	Ü	(0)	(0)	(0)
12h	Power Control (3)	0	0	0	0	0	0	0	VCMR0	VREG1R	0	0	0	VRH3	VRH2	VRH1	VRH0
13h	Power Control (4)	0	0	0	VDV4	VDV3	VDV2	VDV1	(0) VDV0	(0)	0	0	0	(0)	(0)	(0)	(0)
1311	. 0401 COILLOI (4)	5	3		(0)	(0)	(0)	(0)	(0)	'	J						
20h	GRAM address Set	0	0	0	0	0	0	0	0	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
21h	Horizontal Address GRAM address Set	0	0	0	0	0	0	0	AD16	(0) AD15	(0) AD14	(0) AD13	(0) AD12	(0) AD11	(0) AD10	(0) AD9	(0) AD8
2111	Vertical Address		U	"	"	"	U	U	(0)	(0)	(0)	(O)	(0)	(0)	(0)	(0)	(0)
22h	Write Data to GRAM																
001-	Read Data from GRAM	0												LUDA	LUDO	LUD4	LUDO
28h	N∀M read data (1)	0	0	0	0	0							0	UID3 (0)	(0)	UID1 (0)	UID0 (0)
29h	NVM read data (2)	0	0	0	0	0	0	0	0	0	0	0	VCM14	VCM13	VCM12	VCM11	VCM10
													(0)	(0)	(0)	(0)	(0)
2Ah	NVM read data (3)	0	0	0	0	0	0	0	0	VCMSEL (0)	0	0	VCM24 (0)	VCM23 (0)	VCM22 (0)	VCM21 (0)	VCM20 (0)
30h	γ Control (1)	0	0	0	V1RP4	V1RP3	V1RP2	V1RP1	V1RP0	0	0	0	V6RN4	V6RN3	V6RN2	V6RN1	V6RN0
31h	γ Control (2)	0	0	V2RP5	V2RP4	V2RP3	V2RP2	V2RP1	V2RP0	0	0	V5RN5	V5RN4	V5RN3	V5RN2	V5RN1	V5RN0
32h	γ Control (3)	0	0	V3RP5	V3RP4	V3RP3	V3RP2	V3RP1	V3RP0	0	0	V4RN5	V4RN4	V4RN3	V4RN2	V4RN1	V4RN0
33h	γ Control (4)	0	0	V4RP5	V4RP4	V4RP3	V4RP2	V4RP1	V4RP0	0	0	V3RN5	V3RN4	V3RN3	V3RN2	V3RN1	V3RN0
34h	γ Control (5)	0	0	V5RP5	V5RP4	V5RP3	V5RP2	V5RP1	V5RP0	0	0	V2RN5	V2RN4	V2RN3	V2RN2	V2RN1	V2RN0
	, , , ,																
35h	γ Control (6)	0	0	0	V6RP4	V6RP3	V6RP2	V6RP1	V6RP0	0	0	0	V1RN4	V1RN3	V1RN2	V1RN1	V1RN0
36h	γ Control (7)	0	0	0	V7RP4	V7RP3	V7RP2	V7RP1	V7RP0	0	0	0	V8RN4	V8RN3	V8RN2	V8RN1	V8RN0
3011	,	5	3		V/11/F-4	VV3	VIINEZ	Y I IVE I	VINEU		J		7011144	VOI 1143	V 0111142	101411	7011110
37h	γ Control (8)	0	0	0	V8RP4	V8RP3	V8RP2	V8RP1	V8RP0	0	0	0	V7RN4	V7RN3	V7RN2	V7RN1	V7RN0
38h	γ Control (9)	0	0	0	0	V9RP3	V9RP2	V9RP1	V9RP0	0	0	0	0	V16RN3	V16RN2	V16RN1	V16RN0
3011	, 55.1861 (5)	3	3	J		VOINES	VOINTZ	YORFI	VOINEU	_ "	J			V IOIXIVO	VIOINIVZ	7 1014141	· IOININO
39h	γ Control (10)	0	0	0	0	V10RP3	V10RP2	V10RP1	V10RP0	0	0	0	0	V15RN3	V15RN2	V15RN1	V15RN0
3Ah	γ Control (11)	0	0	0	0	V11RP3	V11RP2	V11RP1	V11RP0	0	0	0	0	V14RN3	V14RN2	V14RN1	V14RN0
SAN	7 Control (11)	U	U	U	U	VIIKP3	VIIRP2	VIIRPI	VIIRPU	"	U	"	U	V I4KN3	v 14KN2	v 14KN1	v 14KNÚ
3Bh	γ Control (12)	0	0	0	0	V12RP3	V12RP2	V12RP1	V12RP0	0	0	0	0	V13RN3	V13RN2	V13RN1	V13RN0
201	« Control (12)		C	C	C	\/42DD0	1/42/2022	1/42004	1/42000	-	C	-	C	\/42DN2	1/43DNO	1/42DN14	VASPAIC
3Ch	γ Control (13)	0	0	0	0	V13RP3	V13RP2	V13RP1	V13RP0	0	0	0	0	V12RN3	V12RN2	V12RN1	V12RN0
3Dh	γ Control (14)	0	0	0	0	V14RP3	V14RP2	V14RP1	V14RP0	0	0	0	0	V11RN3	V11RN2	V11RN1	V11RN0
											-						
3Eh	γ Control (15)	0	0	0	0	V15RP3	V15RP2	V15RP1	V15RP0	0	0	0	0	V10RN3	V10RN2	V10RN1	√10RN0
3Fh	γ Control (16)	0	0	0	0	V16RP3	V16RP2	V16RP1	V16RP0	0	0	0	0	V9RN3	V9RN2	V9RN1	V9RN0
<u> </u>																	
50h	Window Horizontal	0	0	0	0	0	0	0	0	HSA7	HSA6	HSA5	HSA4	HSA3	HSA2	HSA1	HSA0
51h	RAM Address Start Window Horizontal	0	0	0	0	0	0	0	0	(0) HEA7	(0) HEA6	(0) HEA5	(0) HEA4	(0) HEA3	(0) HEA2	(0) HEA1	(0) HEA0
	RAM Address End			,						(1)	(1)	(1)	(0)	(1)	(1)	(1)	(1)
52h	Window Vertical RAM	0	0	0	0	0	0	0	VSA8	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0
53h	Address Start Window Vertical RAM	0	0	0	0	0	0	0	(0) VEA8	(0) VEA7	(0) VEA6	(0) VEA5	(0) VEA4	(0) VEA3	(0) VEA2	(0) VEA1	(0) VEA0
5511	Address End	,					3	J	(1)	(O)	(D)	(1)	(1)	(1)	(1)	(1)	(1)
60h	Driver Output Control	GS	0	NL5	NL4	NL3	NL2	NL1	NL0	0	0	SCN5	SCN4	SCN3	SCN2	SCN1	SCN0
		(0)		(0)	(0)	(0)	(0)	(0)	(0)			(0)	(0)	(0)	(0)	(0)	(0)

Date: 2009/01/06 AMP DISPLAY INC..


Preliminary
The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

61h	Driver Output Control	0	0	0	0	0	0	0	0	0	0	0	0	0	NDL	VLE	REV
															(0)	(0)	(0)
6Ah	Vertical Scroll Control	0	0	0	0	0	0	0	VL8	VL7	VL6	VL5	VL4	VL3	VL2	VL1	VL0
									(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
80h	Display Position -	0	0	0	0	0	0	0	PTDP08	PTDP07		PTDP05	PTDP04	PTDP03		PTDP01	PTDP00
	Partial Display 1								(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
81h	RAM Address Start -	0	0	0	0	0	0	0	PTSA08	PTSA07	PTSA06	PTSA05	PTSA04	PTSA03	PTSA02	PTSA01	PTSA00
	Partial Display 1								(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
82h	RAM Address End -	0	0	0	0	0	0	0	PTEA08	PTEA07	PTEA06	PTEA05	PTEA04	PTEA03	PTEA02	PTEA01	PTEA00
	Partial Display 1								(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
83h	Display Position -	0	0	0	0	0	0	0	PTDP18	PTDP17	PTDP16	PTDP15	PTDP14	PTDP13	PTDP12	PTDP11	PTDP10
	Partial Display 2								(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
84h	RAM Address Start -	0	0	0	0	0	0	0	PTSA18	PTSA17	PTSA16	PTSA15	PTSA14	PTSA13	PTSA12	PTSA11	PTSA10
	Partial Display 2								(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
85h	RAM Address End -	0	0	0	0	0	0	0	PTEA18	PTEA17	PTEA16	PTEA15	PTEA14	PTEA13	PTEA12	PTEA11	PTEA10
	Partial Display 2								(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
90h	Panel interface Control	0	0	0	0	0	0	DIVI1	DIVI0	0	0	0	RTNI4	RTNI3	RTNI2	RTNI1	RTNI0
	1							(0)	(0)				(1)	(0)	(0)	(0)	(0)
92h	Panel Interface Control	0	0	0	0	0	NOWI2	NOWI1	NOWID	0	0	0	0	0	0	0	0
	2						(0)	(0)	(0)								
93h	Panel Interface Control	0	0	0	0	0	0	VEQW11	VEQW10	0	0	0	0	0	MCPI2	MCPI1	MCPI0
	3							(0)	(0)						(0)	(0)	(0)
95h	Panel Interface Control	0	0	0	0	0	0	DIVE1	DIVEO	0	0	RTNE5	RTNE4	RTNE3	RTNE2	RTNE1	RTNE0
	4							(0)	(0)			(0)	(1)	(1)	(1)	(1)	(0)
97h	Panel Interface Control	0	0	0	0	NOWE3	NOWE2	NOWE1	NOWE0	0	0	0	0	0	0	0	0
	5					(0)	(0)	(0)	(0)								
98h	Panel Interface Control	0	0	0	0	0	0	0	0	0	0	0	0	0	MCPE2	MCPE1	MCPE0
	6														(0)	(0)	(0)
A4h	Calibration control	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CALB
		_	1 -	"	-			-	-			~	_				(0)

Date: 2009/01/06 AMP DISPLAY INC.


8 Application

8-1 Display ON / OFF



Date: 2009/01/06 AMP DISPLAY INC.


8-2 Sequence to exit sleep mode



Date: 2009/01/06 AMP DISPLAY INC.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

8-3 Power Supply Configuration



Power Supply ON/OFF Sequence

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.

9 Electrical Characteristics


9-1 AC Characteristics (i80 – system Interface Timing Characteristics)

Normal write operation, IOVCC=1.65V~3.30V

Item	Symb	ol	Unit	Min.	Тур.	Max.
Bus cycle time	Write	tCYCW	ns	125	-	-
Dus cycle time	Read	tCYCR	ns	450	-	-
	low-level e width	PWLW	ns	45	-	-
Read low-le	vel pulse width	PWLR	ns	170	-	-
Write high-le	evel pulse width	PWHW	ns	70	-	-
Read high-le	evel pulse width	PWHR	ns	250	-	-
	ad rise/ fall ime	tWRr, WRf	ns	-	-	25
Satura time	Write (RS to CS*,WR*)	tAS	ns	0	-	-
Setup time	Read (RS to CS*, RD*)	i i i i i i i i i i i i i i i i i i i	ns	10	-	-
Address	Hold Time	tAH	ns	2	-	-
Write data	a setup time	tDSW	ns	25	-	-
Write dat	ta hold time	tH	ns	10	-	-
Read dat	a delay time	tDDR	ns	-	-	150
Read dat	ta hold time	tDHR	ns	5	-	-

Date: 2009/01/06 AMP DISPLAY INC.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC.



^{*}Note1: PWLW and PWLR are defined by the overlap period when CS* is "Low" and WR* or RD* is "Low".

Figure 9-1 80-System Bus Interface



Figure 9-2 Reset Operation

^{*}Note2: Unused DB pins must be fixed at "IOVcc 1" "IOGND 1".

10 QUALITY AND RELIABILITY

10-1 TEST CONDITIONS

Tests should be conducted under the following conditions:

Ambient temperature : 25 ± 5 °C Humidity : 60 ± 25 % RH.

10-2 SAMPLING PLAN


Sampling method shall be in accordance with MIL-STD-105E , level II, normal single sampling plan .

10-3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

10-4 APPEARANCE

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under florescent light. The inspection area of LCD panel shall be within the range of following limits.



10-5 INSPECTION QUALITY CRITERIA

No.	ltem	Criterion	Criterion for defects					
1	Non display	No non display is allowed			Major	0.65		
2	Scratch,Dent of Plastic Mold	Serious one is not allowed	d		Major	0.65		
3	Scratch on FPC	By limited sample		Major	0.65			
		Item		Number				
4	Dot Defect	Bright dot defect	Minor	1.5				
4	Dot Defect	Black dot defect	IVIIIIOI	1.5				
		Total		N ≦ 2				
5	Line Defect	None	Minor	1.5				
6	Uneven Brightness : Line Shape	None	Major	0.65				
7	Uneven Brightness : Dot Shape	None	Major	0.65				
8	Display pattern	$\frac{A+B}{2} \le 0.30$ 0 < C Note: 1. Acceptable up to 3 and 2. NG if there're to two	Minor	1.5				
9	Scratch of Polarizer :Dot Shape s Size: $D = \frac{A+B}{2}$	Size D (mm) D ≤ 0.1 0.1 < D ≤ 0.3 0.3 < D	A	cceptable number Ignore 3 0	Minor	1.5		
10	Scratch of Polarizer : Line Shape	Width (mm) Length (mm) W≤0.05 L ≤ 0 0.1 <w≤0.05< td=""> 0.3 < L ≤ 0</w≤0.05<>	.3	Acceptable number Ignore N≤3. See dot shape	Minor	1.5		

11	Bubble in polarizer	Size D (mm) D ≤ 0.3 0.30 < D ≤ 0.50 0.50 < D	Acceptable number Ignore 1 0	Minor	1.5
12	Stains inclusion : Line shape	Width (mm) Length W≤0.04 Igno 0.04 <w≤0.06< td=""> L ≤ 0 0.06<w< td=""> -</w<></w≤0.06<>	re Not Allowed	Minor	1.5
13	Stains inclusion : dot shape	Size D (mm) D ≤ 0.1 0.1 < D ≤ 0.2 0.25 < D	Acceptable number Not Allowed Not Allowed Not Allowed	Minor	1.5
14	Newton Ring	(C). The angle of 60° between the control of the co	product and eye is about 30cm	Major	0.65

10-6 RELIABILITY

Test Item	Test Conditions	Note
-----------	-----------------	------

High Temperature Operation	70±3°C , t=72 hrs	
Low Temperature Operation	-10±3°C , t=72 hrs	
High Temperature Storage	80±3°C , t=72hrs	1,2
Low Temperature Storage	-30±3°C , t=72 hrs	1,2
Temperature /Humidity Storage Test	60°C, Humidity 90%, 72 hrs	1,2
Temperature /Humidity Operation Test	40°C, Humidity 90%, 72 hrs	1,2
Thermal Shock Test	-20°C ~ 70°C 60 min 60 min. (1 cycle) Total 20 cycle	1,2
Vibration Test (Packing)	Sweep frequency: 10~55~10 Hz/1min Amplitude: 0.75mm Test direction: X.Y.Z/3 axis Duration: 30min/each axis	2
Static Electricity	150pF 330 ohm <u>+</u> 8kV, 10times air discharge <u>+</u> 5kV, 10times contact discharge	

Note 1: Condensation of water is not permitted on the module.

Note 2 : The module should be inspected after 1 hour storage in normal conditions (15-35°C , 45-65%RH).

Definitions of life end point :

- Current drain should be smaller than the specific value.
- Function of the module should be maintained.
- Appearance and display quality should not have degraded noticeably.
- Contrast ratio should be greater than 50% of the initial value.

36

11 USE PRECAUTIONS

11-1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

11-2 Installing precautions

- The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. 1MΩ and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

11-3 Storage precautions

1) Avoid a high temperature and humidity area. Keep the temperature between

- 0°C and 35°C and also the humidity under 60%.
- Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.
- 3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

11-4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

Date: 2009/03/24 AMP DISPLAY INC. 38

11-5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one years warrantee for all products and three months warrantee for all repairing products.

12 MECHANICAL DRAWING

