

## SPECIFICATIONS FOR LCD MODULE

| CUSTOMER          |                     |
|-------------------|---------------------|
| CUSTOMER PART NO. |                     |
| AMPIRE PART NO.   | AM-240320LDTNQW-01H |
| APPROVED BY       |                     |
| DATE              |                     |

☑ Approved For Specifications□Approved For Specifications & Sample

AMPIRE CO., LTD.

2F., No.88, Sec. 1, Sintai 5th Rd., Sijhih City, Taipei County 221, Taiwan (R.O.C.)台北縣汐止市新台五路一段88號2樓(東方科學園區D棟) TEL:886-2-26967269, FAX:886-2-86967196 or 26967270

| CHECKED BY | ORGANIZED BY |
|------------|--------------|
|            |              |
|            |              |
|            |              |
|            | CHECKED BY   |

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

### RECORD OF REVISION

| Revision Date | Page | Contents    | Editor |
|---------------|------|-------------|--------|
| 2009/06/17    | -    | New Release | Emil   |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |
|               |      |             |        |

### 1 Features

LCD 2.4 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) for mobile-phone or handy electrical equipments.

- (1) Construction: 2.4" a-Si color TFT-LCD, White LED Backlight and FPCB.
- (2) Main LCD : 2.1 Amorphous-TFT 2.4 inch display, transmissive, Normally white type, 12 o'clock.
  - 2.2 240(RGB)X320 dots Matrix,1/320 Duty.
  - 2.3 Narrow-contact ledge technique.
  - 2.4 Main LCD Driver IC: SPFD5408B
  - 2.5 262K: Red-6bit, Green-6bit, Blue-6bit(18-bit interface)
- (3) Low cross talk by frame rate modulation
- (4) Direct data display with display RAM
- (5) Partial display function: You can save power by limiting the display space.
- (6) Interface: MPU and RGB Interface. (Select by H/W Jumper). Default : 80-8BIT

| _              | JP0(IM | 0)    | JP1(IM | 1)    | JP2(IM | 2)    | JP3(IM | 3)    | Remark  |
|----------------|--------|-------|--------|-------|--------|-------|--------|-------|---------|
| Interface mode | R1(H)  | R2(L) | R3(H)  | R4(L) | R5(H)  | R6(L) | R7(H)  | R8(L) |         |
| 80-18BIT       | NC     | 0R    | 0R     | NC    | NC     | 0R    | 0R     | NC    |         |
| 80-9BIT        | 0R     | NC    | 0R     | NC    | NC     | 0R    | 0R     | NC    |         |
| 80-16BIT       | NC     | 0R    | 0R     | NC    | NC     | 0R    | NC     | 0R    |         |
| 80-8BIT        | 0R     | NC    | 0R     | NC    | NC     | 0R    | NC     | 0R    | Default |
| SPI            | NC     | 0R    | NC     | 0R    | 0R     | NC    | NC     | 0R    |         |

(7) Abundant command functions:

Area scroll function

Display direction switching function

Power saving function

Electric volume control function: you are able to program the temperature compensation function.

### 2 Mechanical specifications

| Item                      |                  | Specifications                 | Unit       |                       |    |
|---------------------------|------------------|--------------------------------|------------|-----------------------|----|
| External shape dimensions |                  | *1 43.6 (W) x 85.5 (H) x2.8(T) | mm         |                       |    |
| Main                      | Pixel size       | Pixel size                     | Pixel size | 0.153 (W) x 0.153 (H) | mm |
| LCD                       | Active area      | 36.72 (W) x 48.96 (H)          | mm         |                       |    |
|                           | Number of Pixels | 240(H)x320(V) pixels           | mm         |                       |    |
| Weight                    |                  | 18.75                          | g          |                       |    |

\*1. This specification is about External shape on shipment from AMPIRE.

### 3 Absolute max. ratings and environment

| 3-1 | Absolute | max. | ratings |
|-----|----------|------|---------|
|-----|----------|------|---------|

Ta=25°C GND=0V

| Item          | Symbol        | Min. | Max. | Unit | Remarks  |
|---------------|---------------|------|------|------|----------|
| Power voltage | VDD – GND     | -0.3 | +3.3 | V    |          |
| Power voltage | LED A – LED K | -0.5 | +4.0 | V    | Parallel |
| Input voltage | VIN           | -0.5 | VDD  | V    |          |

### 3-2 Environment

| Item        | Specifications | Remarks        |
|-------------|----------------|----------------|
| Storage     | Max. +80 °C    | Note 1:        |
| temperature | Min30 °C       | Non-condensing |
| Operating   | Max. +70 °C    | Note 1:        |
| temperature | Min10 °C       | Non-condensing |

Note 1 : Ta  $\leq$  +40 °C · · · Max.85%RH

Ta>+40 °C  $\cdot \cdot \cdot$  The max. humidity should not exceed the humidity with 40 °C 85%RH.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

### 4 Electrical specifications

### 4-1 Electrical characteristics of LCM


|                               |                     |                         |      | (\   | / <sub>DD</sub> =3.0V | , Ta=25 °( |
|-------------------------------|---------------------|-------------------------|------|------|-----------------------|------------|
| Item                          | Symbol              | Conditions              | MIN. | TYP. | MAX.                  | Unit       |
| IC power<br>voltage           | V <sub>DD</sub>     |                         | 2.6  | 2.8  | 3.3                   | V          |
| High-level input voltage      | V <sub>IHC</sub>    |                         | 0.8  |      | $V_{DD}$              | V          |
| Low-level input<br>voltage    | V <sub>ILC</sub>    |                         | -0.3 |      | $0.2V_{DD}$           | V          |
| Consumption<br>current of VDD | I <sub>DD</sub>     | LED OFF                 | -    | 6    | 10                    | mA         |
| Consumption current of LED    | I <sub>LED_ON</sub> | V <sub>LED</sub> =12.8V | -    | 20   | -                     | mA         |

※ 1. 1/320 duty.

### 4-2 LED back light specification

| Item                        | Symbol                           | Conditions           | MIN.  | TYP. | MAX. | Unit              |
|-----------------------------|----------------------------------|----------------------|-------|------|------|-------------------|
| Forward voltage             | V <sub>f</sub>                   | I <sub>f</sub> =20mA | 12.3  | 12.8 | 13.8 | V                 |
| Reverse voltage             | Vr                               |                      | -     | -    | 12   | V                 |
| Forward current             | l <sub>f</sub>                   | 4-chip serial        | -     | 18   | 20   | mA                |
| Power Consumption           | P <sub>BL</sub>                  | I <sub>f</sub> =20mA | -     | 256  | 276  | mW                |
| Uniformity (with L/G)       | -                                | l <sub>f</sub> =20mA | 80%*1 | -    | -    |                   |
| Bare LED Luminous intensity | V <sub>f</sub><br>I <sub>f</sub> | 13.2V<br>20mA        | 3700  | -    | -    | cd/m <sup>2</sup> |
| Luminous color              | White                            |                      |       |      |      |                   |
| Chip connection             | 4 chip serial connection         |                      |       |      |      |                   |

Bare LED measure position:



\*1 Uniformity (LT):  $\frac{Min(P1 \sim P9)}{Max(P1 \sim P9)} \times 100 \ge 80\%$ 

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

### 5 Main LCD


### 5-1 Optical characteristics

| (        | 1/320 Dutv | / in case except a | s specified els  | sewhere Ta = 25°C) |
|----------|------------|--------------------|------------------|--------------------|
| <u>۱</u> |            |                    | 0 00000000000000 |                    |


| Item                                    | Symbol | Temp. | Min. | Std.               | Max. | Unit        | Conditions  |
|---|--------|-------|------|--------------------|------|-------------|---|
| Response                                | Tr     | 25 °C |      | 15                 | 25   | ms          | θ=0 °°, φ=0 °   |
| time                                    | Tf     | 25 °C |      | 20                 | 30   | 1115        | (Note 2)  |
| Contrast ratio                          | CR     | 25 °C | -    | 200                | -    | -           | θ=0 <sup>°</sup> , φ=0 <sup>°</sup> LED:ON, LIGHT:OFF<br>(Note 4) |
| Transmittance                           | Т      | 25 °C | -    | 4.7                | -    | %           |   |
| Visual angle<br>range front<br>and rear | θ      | 25 °C |      | (θf) 35<br>(θb) 65 |      | De-<br>gree | φ= 0°, CR≧10 LED:ON LIGHT:OFF<br>(Note 3)                         |
| Visual angle<br>range left and<br>right | θ      | 25°C  |      | (θl) 70<br>(θr) 70 |      | De-<br>gree | $\phi$ =90°, CR $\ge$ 10 LED:ON LIGHT:OFF (Note 3)                |
| Visual angle<br>direction<br>priority   |        |       |      | 12:00              |      |             | (Note 5)  |
| Brightness                              |        |       | 170  | 220                |      | Cd/<br>m2   | $I_F$ =20mA, Full White pattern                                   |

5-2 CIE (x, y) chromaticity (1/320 Duty Ta =  $25^{\circ}$ C)


| Item   | Symbol | Т      | ransmissiv | Conditions |                   |  |
|--------|--------|--------|------------|------------|-------------------|--|
| nom    | Cymbol | Min.   | Тур.       | Max.       | oonaliono         |  |
| Red    | Х      | 0.5789 | 0.6289     | 0.6789     | θ=0°,φ=0°         |  |
| Reu    | Y      | 0.2946 | 0.3446     | 0.3946     | <b>, 1</b>        |  |
| Green  | Х      | 0.2968 | 0.3468     | 0.3968     | θ=0°,φ=0°         |  |
| Oreen  | Y      | 0.5293 | 0.5793     | 0.6293     | •                 |  |
| Blue   | Х      | 0.1095 | 0.1595     | 0.2095     | θ=0°,φ=0°         |  |
| Diue   | Y      | 0.0975 | 0.1475     | 0.1975     | <i>/</i> <b> </b> |  |
| White  | Х      | 0.261  | 0.311      | 0.361      | θ=0°,φ=0°         |  |
| vville | Y      | 0.2971 | 0.3471     | 0.3971     | × •               |  |




**NOTE 2: Response tome definition** 




### NOTE 3: $\phi \cdot \theta$ definition










(negative type)



Contrast Ratio : Cr=A/B

NOTE 5: Visual angle direction priority




The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

### 6 Block Diagram

### Block diagram (Main LCD)

Display format:A-Si TFT transmissive, Normally white type, 12 o'clock.Display composition:240 x RGB x 320 dotsLCD Driver :SPFD5408B



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

### 7 Interface specifications

| Pin No. | Terminal | Functions  |                                   |  |  |  |  |  |  |
|---------|----------|--|-----------------------------------|--|--|--|--|--|--|
| 1       | ENABLE   | A data ENABLE signal in RGB I/F me   | ode.                              |  |  |  |  |  |  |
| 2       | DOTCLK   | Dot clock signal in RGB I/F mode.  |                                   |  |  |  |  |  |  |
| 3       | HSYNC    | Frame synchronizing signal in RGB I/F mode.  |                                   |  |  |  |  |  |  |
| 4       | VSYNC    | Frame synchronizing signal in RGB I  | /F mode.                          |  |  |  |  |  |  |
| 5       | /CS      | Chip select signal.  |                                   |  |  |  |  |  |  |
| 6       | WR/SCL   | Write enable signal/Serial bus interfa   | ice clock input pin.              |  |  |  |  |  |  |
| 7       | SDI      | Serial bus interface data input pin.   |                                   |  |  |  |  |  |  |
| 8       | RS       | Command/display Data Selection.  |                                   |  |  |  |  |  |  |
| 9       | NC       | NC   |                                   |  |  |  |  |  |  |
| 10      | /RD      | Read enable signal.  |                                   |  |  |  |  |  |  |
| 11      | /RESET   | Reset pin. Setting either pin low initialize<br>Must be reset the chop after power being |                                   |  |  |  |  |  |  |
| 12      | PD0      |  |                                   |  |  |  |  |  |  |
| 13      | PD1      |  |                                   |  |  |  |  |  |  |
| 14      | PD2      |  |                                   |  |  |  |  |  |  |
| 15      | PD3      |  |                                   |  |  |  |  |  |  |
| 16      | PD4      |  |                                   |  |  |  |  |  |  |
| 17      | PD5      | Mode   | DB Pin in use                     |  |  |  |  |  |  |
| 18      | PD6      | MCU 18-bit   | PD [17:0]                         |  |  |  |  |  |  |
| 19      | PD7      | MCU 16-bit   | PD [17:10], DB[8:1]               |  |  |  |  |  |  |
| 20      | PD8      | MCU 9-bit<br>MCU 8-bit   | PD [17:9]                         |  |  |  |  |  |  |
| 21      | PD9      |  | PD [17:10]<br>SDI, SDO/ PD [17:0] |  |  |  |  |  |  |
| 22      | PD10     | Serial Mode/Digital RGB Interface Mode   | R[5:0]=PD[17:12]                  |  |  |  |  |  |  |
| 23      | PD11     |  | G[5:0]=PD[11:6]                   |  |  |  |  |  |  |
| 24      | PD12     | l  | B[5:0]=PD[5:0]                    |  |  |  |  |  |  |
| 25      | PD13     | ]  |                                   |  |  |  |  |  |  |
| 26      | PD14     | ]  |                                   |  |  |  |  |  |  |
| 27      | PD15     | ]  |                                   |  |  |  |  |  |  |
| 28      | PD16     | ]  |                                   |  |  |  |  |  |  |
| 29      | PD17     |  |                                   |  |  |  |  |  |  |

(To be continued)

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD


| 30 | VDD | Power supply for the internal logic circuit. (VDD=2.2~3.3V) |
|----|-----|---|
| 31 | VCI | Power supply for Step-up circuit. (VCI=2.5~3.3V)            |
| 32 | VCI |   |
| 33 | NC  |   |
| 34 | NC  |   |
| 35 | NC  |   |
| 36 | NC  | NC  |
| 37 | NC  |   |
| 38 | NC  |   |
| 39 | NC  |   |
| 40 | GND | GND-terminal  |
| 41 | NC  |   |
| 42 | NC  | NC  |
| 43 | NC  |   |
| 44 | NC  |   |
| 45 | GND | GND-terminal  |
| 46 | SDO | Serial bus interface data output pin.                       |
| 47 | NC  |   |
| 48 | NC  | NC  |
| 49 | NC  |   |
| 50 | GND | GND-terminal  |
| 51 | GND |   |

While i80 mode used, keep ENABLE, DOTCLK, HSYNC, VSYNC and SPI pin to GND or VCI.

### 7-1 80-system 16-bit interface 80-system 8-bit interface

The instruction and GRAM accessing format of 80-system 8-bit interface are shown in Figure 7-7

### and Figure 7-8, respectively.








Figure 7-8

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

### 7-7 Instruction List

Main LCD Driver IC:SPFD5408B


| 2Ah         NVM read data (3)         0   | Desister |                       |        |      |       |       | law as 0 hi |        |        |        |        |      |       | 1     | 0 1-14 |        |        |              |
|---|----------|-----------------------|--------|------|-------|-------|-------------|--------|--------|--------|--------|------|-------|-------|--------|--------|--------|--------------|
| DR         DR         D         1         0         1         0   |          | Register              | CB15   | CB14 | CB13  |       |             |        | CB9    | CB8    | CB7    | CB6  | CB5   |       |        | CB2    | CB1    | CB0          |
| Lob         Lob         Intervention         0  |          | ID Read               | 0      | 1    | 0     | 1     | 0           | 1      | 0      | 0      | 0      | 0    | 0     | 0     | 1      | 0      | 0      | 0            |
| EDD         Control         Point         Point <th< td=""><td>01h</td><td>Driver Output Control</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td></td><td>0</td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></th<>   | 01h      | Driver Output Control | 0      | 0    | 0     | 0     | 0           |        | 0      |        | 0      | 0    | 0     | 0     | 0      | 0      | 0      | 0            |
| S2N         Ency Mode         TIPRE         D*M         0         B         0     <   | 02h      | LCD Drive Waveform    | 0      | 0    | 0     | 0     | 0           |        |        |        | 0      | 0    | 0     | 0     | 0      | 0      | 0      | 0            |
| construction         (m)         (m) <t< td=""><td>03h</td><td></td><td>TRIREG</td><td>DFM</td><td>0</td><td>BGR</td><td>0</td><td>0</td><td></td><td>0</td><td>ORG</td><td>0</td><td>I/D1</td><td>I/D0</td><td>AM</td><td>0</td><td>0</td><td>0</td></t<>  | 03h      |                       | TRIREG | DFM  | 0     | BGR   | 0           | 0      |        | 0      | ORG    | 0    | I/D1  | I/D0  | AM     | 0      | 0      | 0            |
| Image: Control (1)         Control (1) <td>0.4h</td> <td>Capital Capital</td> <td>(0)</td> <td></td> <td>0</td> <td></td> <td>0</td> <td>0</td> <td>BOV/4</td> <td>BOVA</td> <td></td> <td>0</td> <td></td> <td></td> <td>(0)</td> <td>0</td> <td>DC74</td> <td>RSZ0</td>   | 0.4h     | Capital Capital       | (0)    |      | 0     |       | 0           | 0      | BOV/4  | BOVA   |        | 0    |       |       | (0)    | 0      | DC74   | RSZ0         |
| Image Control (7)         0   |          | Scaling Control       |        |      |       |       |             |        | (0)    | (0)    |        |      | (0)   | (0)   |        |        |        | (0)          |
| Base         Dasson         O         O         P   | 07h      | Display Control (1)   | 0      | 0    |       |       | 0           | 0      | 0      |        | 0      | 0    | 0     |       |        | 0      |        | 0            |
| Enh         Display         Control         0       <   | 08h      | Display Control (2)   | 0      | 0    |       |       |             |        |        | FP0    | 0      | 0    | 0     |       | BP3    |        | BP1    | BP0          |
| DA         Prime Cycle Control         0  | 09h      | Display Control (3)   | 0      | 0    | 0     | 0     |             | PTS2   | PTS1   | PTS0   | 0      | 0    |       | 1     | ISC3   | ISC2   | ISC1   | (0)<br>ISC0  |
| Chem         Externed Deplay         0         0         0         0         RM         0   | 0Ah      | Frame Cycle Control   | 0      | 0    | 0     | 0     | 0           |        |        |        | 0      | 0    |       |       |        |        |        | (0)<br>FMI0  |
| Interface control (1)         Image: Control (1)         Imag   | 0Ch      | External Display      | 0      | 0    | 0     | 0     | 0           | 0      | 0      | RM     | 0      | 0    | DM1   | DM0   |        |        |        | (0)<br>RIM0  |
| External Display         C         C         C0         C0 <thc0< th="">         C0         C0</thc0<>   |          | interface control (1) |        |      |       |       |             |        |        | (0)    |        |      | (0)   | (0)   |        |        | (0)    | (0)          |
| Interface control (1)         0   | 0Dh      | Frame Maker Position  | 0      | 0    | 0     | 0     | 0           | 0      | 0      |        |        |      |       |       |        |        |        | FMP0<br>(0)  |
| 10h         Power Control (1)         0         0         SAP         0   | 0Fh      |                       | 0      | 0    | 0     | 0     | 0           | 0      | 0      | 0      | 0      | 0    | 0     |       |        | 0      |        | DPL<br>(0)   |
| Inth         Pewer Control (3)         0  | 10h      |                       | 0      | 0    | 0     |       | 0           |        |        |        |        | 0    |       | APO   |        |        | SLP    | 0            |
| 12b         Power Control (3)         0         0         0         0         VR-DI   | 11h      | Power Control (2)     | 0      | 0    | 0     |       | 0           | DC12   | DC11   | DC10   |        |      | DC01  | DC00  | 0      | VC2    | VC1    | VC0          |
| - new Control (4)         0         0         0/04         VDV4         VDV2         VDV1  | 12h      | Power Control (3)     | 0      | 0    | 0     | 0     | 0           |        |        |        | VREG1R |      |       |       | VRH3   |        |        | (0)<br>VRH0  |
| CRAM address Set         0  |          |                       |        |      |       |       |             |        |        | (0)    | (0)    |      |       | -     | (0)    | (0)    | (0)    | (0)          |
| Indicate la Address         Image: constraint of the address is a set of the address addresset of the address address is a set of the address |          |                       |        |      |       | (0)   | (0)         | (0)    | (0)    | (0)    | _      |      |       |       |        |        |        | 0            |
| 21h         Vertice Ladaress         0  | 20h      |                       | 0      | 0    | 0     | 0     | 0           | 0      | 0      | 0      |        |      |       |       |        |        |        | AD0<br>(0)   |
| 122.         Write Data to GRAM           Red         Data for on GRAM           228.         NVM read data (1)         0   | 21h      |                       | 0      | 0    | 0     | 0     | 0           | 0      | 0      |        |        |      |       | 1     |        |        |        | AD8<br>(0)   |
| NVM read data (1)         0   | 22h      | Write Data to GRAM    |        |      |       |       |             | I      |        | (0)    | (0)    | (0)  | (0)   | (0)   | (0)    | (0)    | (0)    | (0)          |
| Image: Second state (2)         O <tho< th="">         O</tho<>   | 28h      |                       | 0      | 0    | 0     | 0     | 0           |        |        |        |        |      |       | 0     | LIID3  |        | UID1   | UID0         |
| Char         NVM read data (3)         0  |          |                       |        |      |       |       |             |        |        |        |        |      |       |       | (0)    | (0)    | (0)    | (0)          |
| m           | 29h      | NVM read data (2)     | 0      | 0    | 0     | 0     | 0           | 0      | 0      | 0      | 0      | 0    | 0     | 1     |        |        |        | VCM10<br>(0) |
| 30h         γ         Control (1)         0         0         V1RP4         V1RP2         V1RP1         V1RP0         0         0         VERN4         VERN4         VERN1         VERN1           31h         γ         Control (2)         0         0         V2RP5         V2RP4         V2RP1         V2RP0         0         0         V5RN5         V5RN4         V5RN3         V5RN1         V4RN1   | 2Ah      | NVM read data (3)     | 0      | 0    | 0     | 0     | 0           | 0      | 0      | 0      |        | 0    | 0     |       |        |        |        | VCM20<br>(0) |
| 32h         γ         Control (3)         0         0         V3RP5         V3RP2         V3RP1         V3RP0         0         0         V4RN5         V4RN4         V4RN1           33h         γ         Control (4)         0         0         V4RP5         V4RP2         V4RP1         V4RP0         0         0         V3RN5         V3RN4         V3RN1         V3RN1           34h         γ         Control (5)         0         0         V4RP5         V5RP1         V5RP0         0         0         V2RN5         V2RN4         V2RN3         V2RN1         V2RN3         V2RN1         V2RN3         V2RN1         V3RN1         V3RN1 <td>30h</td> <td>γ Control (1)</td> <td>0</td> <td>0</td> <td>0</td> <td>V1RP4</td> <td>V1RP3</td> <td>V1RP2</td> <td>V1RP1</td> <td>V1RP0</td> <td></td> <td>0</td> <td>0</td> <td></td> <td></td> <td></td> <td></td> <td>V6RN0</td>  | 30h      | γ Control (1)         | 0      | 0    | 0     | V1RP4 | V1RP3       | V1RP2  | V1RP1  | V1RP0  |        | 0    | 0     |       |        |        |        | V6RN0        |
| 33h         γ         Control (4)         0         0         V4RP5         V4RP3         V4RP3         V4RP1         V4RP0         0         0         V3RN5         V3RN4         V3RN3         V3RN1           34h         γ         Control (5)         0         0         V5RP5         V5RP4         V5RP3         V5RP2         V5RP1         V5RP0         0         0         V2RN5         V2RN4         V2RN3         V2RN1         V3RN0         0         0         0         V1RN1         V1RN1         V1RN1         V1RN1         V1RN1         V3RN1   | 31h      | γ Control (2)         | 0      | 0    | V2RP5 | V2RP4 | V2RP3       | V2RP2  | V2RP1  | V2RP0  | 0      | 0    | V5RN5 | V5RN4 | V5RN3  | V5RN2  | V5RN1  | V5RN0        |
| 34h         γ         Control (5)         0         0         VSRP5         VSRP4         VSRP2         VSRP1         VSRP0         0         0         V2RN4         V2RN4         V2RN1         V2RN1         V2RN1           35h         γ         Control (6)         0         0         0         V6RP4         V6RP1         V6RP0         0         0         0         V1RN4         V1RN1   | 32h      | γ Control (3)         | 0      | 0    | V3RP5 | V3RP4 | V3RP3       | V3RP2  | V3RP1  | V3RP0  | 0      | 0    | V4RN5 | V4RN4 | V4RN3  | V4RN2  | V4RN1  | V4RN0        |
| 34h         γ         Control (5)         0         0         VSRP5         VSRP4         VSRP2         VSRP1         VSRP0         0         0         V2RN4         V2RN4         V2RN1         V2RN1         V2RN1           35h         γ         Control (6)         0         0         0         V6RP4         V6RP1         V6RP0         0         0         0         V1RN4         V1RN1   | 33h      | γ Control (4)         | 0      | 0    | V4RP5 | V4RP4 | V4RP3       | V/4RP2 | V4RP1  | VARPO  | 0      | 0    | V3RN5 | V3RN4 | V3RN3  | V3RN2  | V3RN1  | V3RN0        |
| 35h         γ         Control (6)         0         0         V6RP4         V6RP3         V6RP2         V6RP1         V6RP0         0         0         0         V1RN4         V1RN3         V1RN2         V1RN1           36h         γ         Control (7)         0         0         0         V7RP4         V7RP3         V7RP2         V7RP1         V7RP0         0         0         0         V8RN4         V8RN3         V6RN1           37h         γ         Control (8)         0         0         0         V8RP4         V8RP3         V8RP2         V8RP1         V8RP0         0         0         V7RN4         V7RN3         V7RN2         V7RN1           38h         γ         Control (9)         0         0         0         V10RP3         V10RP2         V10RP1         V10RP0         0         0         0         V14RN3         V14RN2         V14RN1           38h         γ         Control (10)         0         0         0         V11RP3         V11RP2         V11RP1         V11RP0         0         0         0         V14RN3         V14RN2         V14RN1           38h         γ         Control (12)         0         0         0   |          |                       |        |      |       |       |             |        |        |        |        |      |       |       |        |        |        |              |
| 36h         γ         Control (7)         0         0         0         V7RP3         V7RP2         V7RP1         V7RP0         0         0         0         V8RN3         V8RN2         V8RN1           37h         γ         Control (8)         0         0         0         V8RP4         V8RP3         V8RP2         V8RP1         V8RP0         0         0         0         V7RN4         V7RN3         V7RN2         V7RN1           38h         γ         Control (9)         0         0         0         V9RP3         V9RP2         V9RP1         V9RP0         0         0         0         V16RN3         V16RN2         V16RN1           38h         γ         Control (10)         0         0         0         V10RP3         V10RP2         V10RP1         V10RP0         0         0         0         V13RN3         V13RN2         V13RN1           3Ah         γ         Control (11)         0         0         0         0         V12RP3         V12RP2         V12RP1         V12RP0         0         0         0         V13RN3         V13RN2         V13RN1           3Ch         γ         Control (12)         0         0         0   |          |                       |        |      |       |       |             |        |        |        |        |      |       |       |        |        |        | V2RN0        |
| $\gamma$ Control (8)         0         0         V8RP4         V8RP2         V8RP1         V8RP0         0         0         0         V7RN4         V7RN4         V7RN1           38h $\gamma$ Control (9)         0         0         0         0         0         0         0         0         0         0         0         0         0         0         V7RN4         V7RN1   | 35h      | γ Control (6)         | 0      | 0    | 0     | V6RP4 | V6RP3       | V6RP2  | V6RP1  | V6RP0  | 0      | 0    | 0     | V1RN4 | V1RN3  | V1RN2  | V1RN1  | V1RN0        |
| $\gamma$ Control (9)         0         0         0         0         V9RP3         V9RP2         V9RP1         V9RP0         0         0         0         V16RN3         V16RN2         V16RN1           39h $\gamma$ Control (10)         0         0         0         0         0         0         0         0         0         0         0         0         V16RN3         V16RN1         V16RN1           3Ah $\gamma$ Control (11)         0         0         0         0         0         0         0         0         0         0         0         V16RN1         V16   | 36h      | γ Control (7)         | 0      | 0    | 0     | V7RP4 | V7RP3       | V7RP2  | V7RP1  | V7RP0  | 0      | 0    | 0     | V8RN4 | V8RN3  | V8RN2  | V8RN1  | V8RN0        |
| 39h         γ         Control (10)         0         0         0         0         1  | 37h      | γ Control (8)         | 0      | 0    | 0     | V8RP4 | V8RP3       | V8RP2  | V8RP1  | V8RP0  | 0      | 0    | 0     | V7RN4 | V7RN3  | V7RN2  | V7RN1  | V7RN0        |
| 3Ah $\gamma$ Control (11)         0         0         0         0         V11RP2         V11RP2         V11RP0         0         0         0         V14RN3         V14RN2         V14RN1           3Bh $\gamma$ Control (12)         0         0         0         0         V12RP3         V12RP2         V12RP1         V12RP0         0         0         0         V13RN3         V13RN2         V13RN1           3Ch $\gamma$ Control (13)         0         0         0         0         V14RP3         V14RP2         V13RP1         V13RP0         0         0         0         V12RN3         V12RN2         V13RN1           3Dh $\gamma$ Control (14)         0         0         0         V14RP3         V14RP2         V14RP1         V14RP0         0         0         0         V11RN3         V11RN2         V11RN1           3Eh $\gamma$ Control (14)         0         0         0         V14RP3         V14RP2         V14RP1         V14RP0         0         0         0         V11RN3         V11RN2         V11RN1           3Eh $\gamma$ Control (16)         0         0         0         V15RP3         V15RP2         V15RP1         V15RP0         0   | 38h      | γ Control (9)         | 0      | 0    | 0     | 0     | V9RP3       | V9RP2  | V9RP1  | V9RP0  | 0      | 0    | 0     | 0     | V16RN3 | V16RN2 | V16RN1 | V16RN0       |
| 3Ah $\gamma$ Control (11)         0         0         0         0         V11RP2         V11RP2         V11RP0         0         0         0         V14RN3         V14RN2         V14RN1           3Bh $\gamma$ Control (12)         0         0         0         0         V12RP3         V12RP2         V12RP1         V12RP0         0         0         0         V13RN3         V13RN2         V13RN1           3Ch $\gamma$ Control (13)         0         0         0         0         V14RP3         V14RP2         V13RP1         V13RP0         0         0         0         V12RN3         V12RN2         V13RN1           3Dh $\gamma$ Control (14)         0         0         0         V14RP3         V14RP2         V14RP1         V14RP0         0         0         0         V11RN3         V11RN2         V11RN1           3Eh $\gamma$ Control (14)         0         0         0         V14RP3         V14RP2         V14RP1         V14RP0         0         0         0         V11RN3         V11RN2         V11RN1           3Eh $\gamma$ Control (16)         0         0         0         V15RP3         V15RP2         V15RP1         V15RP0         0   | 39h      | γ Control (10)        | 0      | 0    | 0     | 0     | V10RP3      | V10RP2 | V10RP1 | V10RP0 | 0      | n    | 0     | 0     | V15RN3 | V15RN2 | V15RN1 | V15RN0       |
| 3Bh         γ         Control (12)         0         0         0         V12RP3         V12RP2         V12RP1         V12RP0         0         0         0         V13RN3         V13RN2         V13RN1           3Ch         γ         Control (13)         0         0         0         V13RP3         V13RP2         V13RP1         V13RP0         0         0         0         V13RN3         V13RN2         V13RN1           3Dh         γ         Control (14)         0         0         0         0         V14RP3         V14RP2         V14RP1         V14RP0         0         0         0         V11RN3         V11RN2         V11RN1           3Eh         γ         Control (15)         0         0         0         V15RP3         V15RP2         V15RP1         V15RP0         0         0         0         V10RN3         V10RN2         V10RN1           3Fh         γ         Control (15)         0         0         0         V16RP3         V16RP2         V16RP1         V16RP0         0         0         0         V10RN3         V10RN2         V10RN1           3Fh         γ         Control (15)         0         0         0         0         0<   |          |                       |        |      |       |       |             |        |        |        |        |      |       |       |        |        |        |              |
| 3Ch $\gamma$ Control (13)         0         0         0         V13RP3         V13RP2         V13RP1         V13RP0         0         0         0         V12RN3         V12RN2         V12RN1           3Dh $\gamma$ Control (14)         0         0         0         0         0         0         0         0         0         0         0         0         V12RN3         V12RN1         V13RP1         V13RP0         0         0         0         V12RN3         V12RN1  |          |                       |        |      |       |       |             |        |        |        |        |      |       |       |        |        |        | V14RN0       |
| 3Dh         7         Control (14)         0         0         0         V14RP3         V14RP2         V14RP1         V14RP0         0         0         0         V11RN3         V11RN2         V11RN1           3Eh         7         Control (15)         0         0         0         0         V15RP3         V15RP2         V15RP1         V15RP0         0         0         0         V10RN3         V10RN2         V10RN1           3Fh         7         Control (15)         0         0         0         0         0         0         0         0         V10RN3         V10RN2         V10RN1           3Fh         7         Control (16)         0         0         0         0         0         0         0         0         V10RN3         V10RN2         V10RN1           3Fh         7         Control (16)         0  | 3Bh      | γ Control (12)        | 0      | 0    | 0     | 0     | V12RP3      | V12RP2 | V12RP1 | V12RP0 | 0      | 0    | 0     | 0     | V13RN3 | V13RN2 | V13RN1 | V13RN0       |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $   | 3Ch      | γ Control (13)        | 0      | 0    | 0     | 0     | V13RP3      | V13RP2 | V13RP1 | V13RP0 | 0      | 0    | 0     | 0     | V12RN3 | V12RN2 | V12RN1 | V12RN0       |
| 3Fh         γ Control (16)         0         0         0         0         16RP3         V16RP2         V16RP1         V16RP0         0         0         0         V9RN3         V9RN2         V9RN1           50h         Window Horizontal<br>RAM Address Start         0         0         0         0         0         0         0         0         0         0         0         0         0         V9RN3         V9RN2         V9RN1           50h         Window Horizontal<br>RAM Address Start         0   | 3Dh      | γ Control (14)        | 0      | 0    | 0     | 0     | V14RP3      | V14RP2 | V14RP1 | V14RP0 | 0      | 0    | 0     | 0     | V11RN3 | V11RN2 | V11RN1 | V11RN0       |
| 3Fh         γ Control (16)         0         0         0         0         16RP3         V16RP2         V16RP1         V16RP0         0         0         0         V9RN3         V9RN2         V9RN1           50h         Window Horizontal<br>RAM Address Start         0         0         0         0         0         0         0         0         0         0         0         0         0         V9RN3         V9RN2         V9RN1           50h         Window Horizontal<br>RAM Address Start         0   | 3Eh      | γ Control (15)        | 0      | 0    | 0     | 0     | V15RP3      | V15RP2 | V15RP1 | V15RP0 | 0      | 0    | 0     | 0     | V10RN3 | V10RN2 | V10RN1 | V10RN0       |
| Soft         Window Horizontal<br>RAM Address Start         0   |          |                       |        |      |       |       |             |        |        | V16RP0 |        |      |       |       |        |        |        | V9RN0        |
| RAM Address Start         0   |          |                       |        |      |       |       |             |        |        |        |        |      |       |       |        |        |        |              |
| 51h         Window Horizontal<br>RAM Address End         0  | 50h      |                       | 0      | 0    | 0     | 0     | 0           | 0      | 0      | 0      |        |      |       |       |        |        |        | HSA0<br>(0)  |
| S2h         Window Vertical RAM<br>Address Start         0  | 51h      |                       | 0      | 0    | 0     | 0     | 0           | 0      | 0      | 0      | HEA7   | HEA6 | HEA5  |       | HEA3   |        |        | HEA0<br>(1)  |
| S3h         Window Vertical RAM         0         0         0         0         0         0         VEA8         VEA7         VEA8         VEA4         VEA3         VEA2         VEA1           Address End         0         0         0         0         0         VEA8         VEA7         VEA6         VEA4         VEA3         VEA2         VEA1           60h         Driver Output Control         GS         0         NL5         NL4         NL2         NL1         NL0         0         0         SCN4         SCN3         SCN4         SCN3         SCN4         SCN3         SCN4         SCN3         SCN4  | 52h      | Window Vertical RAM   | 0      | 0    | 0     | 0     | 0           | 0      | 0      |        | VSA7   | VSA6 | VSA5  | VSA4  | VSA3   | VSA2   | VSA1   | VSA0         |
| Address End         Image: Control         GS         0         NL5         NL4         NL3         NL2         NL1         NL0         0         (1)   | 53h      |                       | 0      | 0    | 0     | 0     | 0           | 0      | 0      |        |        |      |       |       |        |        |        | (0)<br>VEA0  |
|   |          | Address End           |        |      |       |       |             |        |        | (1)    | (0)    | (0)  | (1)   | (1)   | (1)    | (1)    | (1)    | (1)          |
| (0)         (0) <td>oun</td> <td>Sriver Output Control</td> <td></td> <td>U</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>J</td> <td>U</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>SCN0<br/>(0)</td>  | oun      | Sriver Output Control |        | U    |       |       |             |        |        |        | J      | U    |       |       |        |        |        | SCN0<br>(0)  |

| 61h | Driver Output Control   | 0 | 0 | 0 | 0 | 0     | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | NDL    | VLE    | REV    |
|-----|-------------------------|---|---|---|---|-------|-------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
|     |                         |   |   |   |   |       |       |        |        |        |        |        |        |        | (0)    | (0)    | (0)    |
| 6Ah | Vertical Scroll Control | 0 | 0 | 0 | 0 | 0     | 0     | 0      | VL8    | VL7    | VL6    | VL5    | VL4    | VL3    | VL2    | VL1    | VL0    |
|     |                         |   |   |   |   |       |       |        | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    |
| 80h | Display Position -      | 0 | 0 | 0 | 0 | 0     | 0     | 0      | PTDP08 | PTDP07 |        | PTDP05 | PTDP04 | PTDP03 |        |        | PTDP00 |
|     | Partial Display 1       |   |   |   |   |       |       |        | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    |
| 81h | RAM Address Start -     | 0 | 0 | 0 | 0 | 0     | 0     | 0      | PTSA08 | PTSA07 | PTSA06 | PTSA05 | PTSA04 | PTSA03 | PTSA02 | PTSA01 | PTSA00 |
|     | Partial Display 1       |   |   |   |   |       |       |        | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    |
| 82h | RAM Address End -       | 0 | 0 | 0 | 0 | 0     | 0     | 0      | PTEA08 | PTEA07 | PTEA06 | PTEA05 | PTEA04 | PTEA03 | PTEA02 | PTEA01 | PTEA00 |
|     | Partial Display 1       |   |   |   |   |       |       |        | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    |
| 83h | Display Position -      | 0 | 0 | 0 | 0 | 0     | 0     | 0      | PTDP18 | PTDP17 | PTDP16 | PTDP15 | PTDP14 | PTDP13 | PTDP12 | PTDP11 | PTDP10 |
|     | Partial Display 2       |   |   |   |   |       |       |        | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    |
| 84h | RAM Address Start -     | 0 | 0 | 0 | 0 | 0     | 0     | 0      | PTSA18 | PTSA17 | PTSA16 | PTSA15 | PTSA14 | PTSA13 | PTSA12 | PTSA11 | PTSA10 |
|     | Partial Display 2       |   |   |   |   |       |       |        | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    |
| 85h | RAM Address End -       | 0 | 0 | 0 | 0 | 0     | 0     | 0      | PTEA18 | PTEA17 | PTEA16 | PTEA15 | PTEA14 | PTEA13 | PTEA12 | PTEA11 | PTEA10 |
|     | Partial Display 2       |   |   |   |   |       |       |        | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    | (0)    |
| 90h | Panel interface Control | 0 | 0 | 0 | 0 | 0     | 0     | DIVI1  | DIVI0  | 0      | 0      | 0      | RTNI4  | RTNI3  | RTNI2  | RTNI1  | RTNI0  |
|     | 1                       |   |   |   |   |       |       | (0)    | (0)    |        |        |        | (1)    | (0)    | (0)    | (0)    | (0)    |
| 92h | Panel Interface Control | 0 | 0 | 0 | 0 | 0     | NOWI2 | NOWI1  | NOWID  | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
|     | 2                       |   |   |   |   |       | (0)   | (0)    | (0)    |        |        |        |        |        |        |        |        |
| 93h | Panel Interface Control | 0 | 0 | 0 | 0 | 0     | 0     | VEQW11 | VEQW10 | 0      | 0      | 0      | 0      | 0      | MCPI2  | MCPI1  | MCPI0  |
|     | 3                       |   |   |   |   |       |       | (0)    | (0)    |        |        |        |        |        | (0)    | (0)    | (0)    |
| 95h | Panel Interface Control | 0 | 0 | 0 | 0 | 0     | 0     | DIVE1  | DIVE0  | 0      | 0      | RTNE5  | RTNE4  | RTNE3  | RTNE2  | RTNE1  | RTNE0  |
|     | 4                       |   |   |   |   |       |       | (0)    | (0)    |        |        | (0)    | (1)    | (1)    | (1)    | (1)    | (0)    |
| 97h | Panel Interface Control | 0 | 0 | 0 | 0 | NOWE3 | NOWE2 | NOWE1  | NOWE0  | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
|     | 5                       |   |   |   |   | (0)   | (0)   | (0)    | (0)    |        |        |        |        |        |        |        |        |
| 98h | Panel Interface Control | 0 | 0 | 0 | 0 | 0     | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | MCPE2  | MCPE1  | MCPE0  |
|     | 6                       |   |   |   |   |       |       |        |        |        |        |        |        |        | (0)    | (0)    | (0)    |
| A4h | Calibration control     | 0 | 0 | 0 | 0 | 0     | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | CALB   |
|     |                         |   |   |   |   |       |       |        |        |        |        |        |        |        |        |        | (0)    |


The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

### 8 Application


### 8-1 Display ON / OFF



### 8-2 Sequence to exit sleep mode



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD




### 8-3 Power Supply Configuration

Power Supply ON/OFF Sequence

# 9 Electrical Characteristics 9-1 AC Characteristics (i80 – system Interface Timing Characteristics )

Normal write operation, IOVCC=1.65V~3.30V

| ltem           | Symb                  | ol        | Unit | Min. | Тур. | Max. |
|----------------|-----------------------|-----------|------|------|------|------|
| Bus cycle time | Write                 | tCYCW     | ns   | 125  | -    | -    |
| Dus cycle une  | Read                  | tCYCR     | ns   | 450  | -    | -    |
|                | low-level<br>e width  | PWLW      | ns   | 45   | -    | -    |
| Read low-le    | vel pulse width       | PWLR      | ns   | 170  | -    | -    |
| Write high-le  | vel pulse width       | PWHW      | ns   | 70   | -    | -    |
| Read high-le   | vel pulse width       | PWHR      | ns   | 250  | -    | -    |
|                | ad rise/ fall<br>ime  | tWRr, WRf | ns   | -    | -    | 25   |
| Setup time     | Write (RS to CS*,WR*) | tAS       | ns   | 0    | -    | -    |
| Setup time     | Read (RS to CS*, RD*) | 143       | ns   | 10   | -    | -    |
| Address        | Hold Time             | tAH       | ns   | 2    | -    | -    |
| Write data     | a setup time          | tDSW      | ns   | 25   | -    | -    |
| Write dat      | a hold time           | tH        | ns   | 10   | -    | -    |
| Read dat       | a delay time          | tDDR      | ns   | -    | -    | 150  |
| Read dat       | a hold time           | tDHR      | ns   | 5    | -    | -    |



\*Note1: PWLW and PWLR are defined by the overlap period when CS\* is "Low" and WR\* or RD\* is "Low".

\*Note2: Unused DB pins must be fixed at "IOVcc 1" "IOGND 1".

Figure 9-1 80-System Bus Interface

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD



Figure 9-2 Reset Operation

### 10 QUALITY AND RELIABILITY

10-1 TEST CONDITIONS

Tests should be conducted under the following conditions :

Ambient temperature :  $25 \pm 5^{\circ}$ C

Humidity :  $60 \pm 25\%$  RH.

### 10-2 SAMPLING PLAN


Sampling method shall be in accordance with MIL-STD-105E , level II, normal single sampling plan .

### 10-3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

### 10-4 APPEARANCE

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under florescent light. The inspection area of LCD panel shall be within the range of following limits.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

### 10-5 INSPECTION QUALITY CRITERIA

| No. | ltem  | Criterion fo  | r defects  | Class<br>of<br>Defec | Accept<br>able<br>level |  |
|-----|---|---|--|----------------------|-------------------------|--|
| 1   | Non display   | No non display is allowed   |  | Major                | 0.65                    |  |
| 2   | Scratch,Dent of<br>Plastic Mold   | Serious one is not allowed  |  | Major                | 0.65                    |  |
| 3   | Scratch on FPC  | By limited sample   | Major  | 0.65                 |                         |  |
|     |   | Item  | Number   |                      |                         |  |
|     |   | Bright dot defect   | $N \leq 0$                                       |                      | 4 5                     |  |
| 4   | Dot Defect  | Black dot defect  | N ≦ 2  | Minor                | 1.5                     |  |
|     |   | Total   | N ≦ 2  |                      |                         |  |
| 5   | Line Defect   | None  |  | Minor                | 1.5                     |  |
| 6   | Uneven Brightness :<br>Line Shape                                       | None  | Major  | 0.65                 |                         |  |
| 7   | Uneven Brightness :<br>Dot Shape  | None  | None   |                      |                         |  |
| 8   | Display pattern   | $\frac{A+B}{2} \le 0.30 \text{ O} < C \frac{D}{2}$ Note: 1. Acceptable up to 3 dam<br>2. NG if there're to two or | $\frac{F+E}{2} \le 0.25  \frac{F+G}{2} \le 0.25$ | Minor                | 1.5                     |  |
| 9   | Scratch of<br>Polarizer :Dot<br>Shape s<br>Size:<br>$D = \frac{A+B}{2}$ | Size D (mm)<br>D ≤ 0.1<br>0.1 < D ≤ 0.3<br>0.3 < D  | Acceptable number<br>Ignore<br>3<br>0            | Minor                | 1.5                     |  |

| 10 | Scratch of<br>Polarizer :<br>Line Shape | Width (mm)         Length           W<0.05         L<0           0.1 <w<0.05< td="">         0.3 &lt; L           0.1<w< td="">         -</w<></w<0.05<>  |   | ).3   | Acceptable number<br>Ignore<br>N≦3.<br>See dot shape           | Minor | 1.5  |
|----|---|---|---|---|--|-------|------|
| 11 | Bubble in<br>polarizer                  | Size D (<br>D ≤ 0.3<br>0.30 < D <u>&lt;</u> 0.5<br>0.50 < D   |   | Ac  | cceptable number<br>Ignore<br>1<br>0                           | Minor | 1.5  |
| 12 | Stains inclusion :<br>Line shape        | Width (mm)<br>W <u>&lt;</u> 0.04<br>0.04 <w<u>&lt;0.06<br/>0.06<w< td=""><td>Length<br/>Igno<br/>L <u>&lt;</u> (</td><td>re</td><td>Acceptable number<br/>Not Allowed<br/>Not Allowed<br/>Not Allowed</td><td>Minor</td><td>1.5</td></w<></w<u> | Length<br>Igno<br>L <u>&lt;</u> (                               | re  | Acceptable number<br>Not Allowed<br>Not Allowed<br>Not Allowed | Minor | 1.5  |
| 13 | Stains inclusion :<br>dot shape         | Size D (<br>D ≤ 0.1<br>0.1 < D ≤ 0.2<br>0.25< D   | mm)   | N<br>N                                      | cceptable number<br>lot Allowed<br>lot Allowed<br>lot Allowed  | Minor | 1.5  |
| 14 | Newton Ring                             | (C). The angle of<br>(D). Please find<br>Light box<br>Product<br>Product<br>Transmitted   | e between<br>of 60° betwe<br>data below<br>Visual point<br>30cm | product<br>een eye<br>for your<br>Light box | and eye is about 30cm<br>reference                             | Major | 0.65 |

### 10-6 RELIABILITY

| Test Item                               | Test Conditions   | Note |  |  |  |  |
|---|---|------|--|--|--|--|
| High Temperature Operation              | 70±3°C , t=72 hrs   |      |  |  |  |  |
| Low Temperature Operation               | -10±3°C , t=72 hrs  |      |  |  |  |  |
| High Temperature Storage                | 80±3°C , t=72hrs  | 1,2  |  |  |  |  |
| Low Temperature Storage                 | -30±3°C , t=72 hrs  | 1,2  |  |  |  |  |
| Temperature /Humidity<br>Storage Test   | 60°C, Humidity 90%, 72 hrs  | 1,2  |  |  |  |  |
| Temperature /Humidity<br>Operation Test | 40°C, Humidity 90%, 72 hrs  | 1,2  |  |  |  |  |
| Thermal Shock Test                      | -20°C ~ 70°C<br>60 min 60 min. ( 1 cycle )<br>Total 20 cycle  | 1,2  |  |  |  |  |
| Vibration Test (Packing)                | Sweep frequency : 10~55~10 Hz/1min<br>Amplitude : 0.75mm<br>Test direction : X.Y.Z/3 axis<br>Duration : 30min/each axis |      |  |  |  |  |
| Static Electricity                      | 150pF 330 ohm <u>+</u> 8kV, 10times air discharge<br><u>+</u> 5kV, 10times contact discharge                            |      |  |  |  |  |

Note 1 : Condensation of water is not permitted on the module.

Note 2 : The module should be inspected after 1 hour storage in normal conditions (15-35°C , 45-65%RH).

Definitions of life end point :

- Current drain should be smaller than the specific value.
- Function of the module should be maintained.
- Appearance and display quality should not have degraded noticeably.
- Contrast ratio should be greater than 50% of the initial value.

### **11 USE PRECAUTIONS**

- 11-1 Handling precautions
- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

### 11-2 Installing precautions

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx.  $1M\Omega$  and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

### 11-3 Storage precautions

- Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- 2) Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.
- 3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.
- 11-4 Operating precautions
- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- 3) The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.

- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.
- 11-5 Other
- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one years warrantee for all products and three months warrantee for all repairing products.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

### 12 MECHANICAL DRAWING

