

# AMP DISPLAY INC.

# **SPECIFICATIONS**

# 2.8-IN COLOR LCD TFT MODULE

CUSTOMER:	
CUSTOMER PART NO.	
AMP DISPLAY PART NO.	A M - 2 4 0 3 2 0 M E T N Q W - 0 0 H
APPROVED BY:	
DATE:	



APPROVED FOR SPECIFICATIONS

APPROVED FOR SPECIFICATION AND PROTOTYPES

# AMP DISPLAY INC

9856 SIXTH STREET RANCHO CUCAMONGA CA 91730 TEL: 909-980-13410 FAX: 909-980-1419 WWW.AMPDISPLAY.COM

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD /AMP DISPLAY

# RECORD OF REVISION

Revision Date	Page	Contents	Editor
2008/02/15	-	New Release	Emil
2008/05/27	18	Addition protocol of SPI I/F.	Emil
2008/06/23	-	Release the official part No. to AM-240320METNQW-00H.	Emil
2008/07/07	10	Correction the Gate and Source scan direction.	Emil

# 1 Features

This single-display module is suitable for cell phone application. The Main-LCD adopts one backlight with High brightness 4-lamps white LED.

- (1) Construction: 2.8" a-Si color TFT-LCD, White LED Backlight, and FPCB.
- (2) Main LCD: 2.1 Amorphous-TFT 2.8 inch display, transmissive, Normally white

type, 12 o'clock.

- 2.2 240(RGB)×320 dots Matrix,1/320 Duty.
- 2.3 Main LCD Driver IC: ILI9320.
- 2.4 Real 262K colors display (18bit Interface mode).
- (3) Low cross talk by frame rate modulation.
- (4) Direct data display with display RAM.
- (5) Partial display function: You can save power by limiting the display space.
- (6) MPU interface: 8/9/16/18-bit 80-Series, parallel interface and SPI interface.
- (7) Digital RGB interface: 18bit and 6bit Digital RGB interface.
- (8) Abundant command functions:
  - Area scroll function
  - Display direction switching function
  - Power saving function
- Electric volume control function: you are able to program the temperature compensation function.

# 2 Mechanical specifications

Item		Specifications	Unit	
External shape dimensions		*1 50.2 (W) x 69.2 (H) .	mm	
Main —	Pixel size	0.18 (W) x 0.18 (H)	mm	
LCD	Active area	43.2 (W) x 57.6 (H)	mm	
	Number of Pixels	240(H)x320(V) pixels	mm	
Weight		TBD	g	

Dimensions and weight

\*1. This specification is about External shape on shipment from AMPIRE.

# 3 Absolute max. ratings and environment

			Ta=25	°C G	ND=0V
Item	Symbol	Min.	Max.	Unit	Remarks
Power voltage	VCC – GND	-0.3	+4.6	V	
Power voltage	VCI – GND	-0.3	+4.6	V	
Power voltage	LED A – LED K	-0.5	+4.0	V	
Input voltage	VIN	-0.5	VDD	V	

3-1 Absolute max. ratings

3-2 Environment

Item	Specifications	Remarks
Storage temperature	Max. +70 ℃	Note 1:
temperature	Min20 °C	Non-condensing
Operating temperature	Max. +60 °C	Note 1:
temperature	<b>Min.</b> -10 ℃	Non-condensing

Note 1 : Ta  $\leq$  +40 °C · · · Max.85%RH

Ta>+40  $^\circ\!\!\mathbb{C}$  · · · · The max. humidity should not exceed the humidity with 40  $^\circ\!\!\mathbb{C}$  85%RH.

# 4 Electrical specifications

### 4-1 Electrical characteristics of LCM

				()	/ <sub>DD</sub> =3.0V	, 1a=25°C
Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
IC power voltage	V <sub>cc</sub>		2.6	2.8	3.3	V
IC power voltage	V <sub>ci</sub>		2.6	2.8	3.3	
High-level input voltage	V <sub>IHC</sub>		0.8V <sub>DD</sub>		$V_{DD}$	V
Low-level input voltage	V <sub>ILC</sub>		0		$0.2V_{DD}$	V
Consumption current of VDD	I <sub>DD</sub>	LED OFF	-	8	-	mA
Consumption current of LED	I <sub>LED_ON</sub>	V <sub>LED_ON</sub> =3.6V	-	80	-	mA


※ 1. 1/320 duty.

(V<sub>DD</sub>=3.0V, Ta=25 °C)

# 4-2 LED back light specification

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Forward voltage	V <sub>f</sub>	I <sub>f</sub> =80mA	2.9	3.3	3.6	V
Reverse voltage	Vr		-	-	12	V
Forward current	۱ <sub>f</sub>	4-chip Parallel	75	80	85	mA
Power Consumption	$P_{BL}$	I <sub>f</sub> =80mA	-	288	-	mW
Uniformity (with L/G)	-	l <sub>f</sub> =80mA	80%*1	-	-	
Bare LED Luminous intensity	V <sub>f</sub> I <sub>f</sub>	3.6V 80mA	3000	-	-	cd/m <sup>2</sup>
Luminous color	White					
Chip connection	4 chip parallel connection					

Bare LED measure position:



\*1 Uniformity (LT): 
$$\frac{Min(P1 \sim P9)}{Max(P1 \sim P9)} \times 100 \ge 80\%$$

Α

# **5** Optical characteristics

### Main LCD

### 5.1 Optical characteristics

### (1/320 Duty in case except as specified elsewhere $Ta = 25^{\circ}C$ )


### LED backlight transmissive module:

Item	Symbol	Temp.	Min.	Std.	Max.	Unit	Conditions
Response	Tr	25 °C		15	25	ms	θ=0 °° ,φ=0 °
time	Tf	25 °C		20	30	1115	(Note 2)
Contrast ratio	CR	25 °C	200	300	-	-	θ=0 <sup>°</sup> , φ=0 <sup>°</sup> LED:ON, LIGHT:OFF (Note 4)
Transmittance	Т	25 °C	5.7	6.0	-	%	
NTSC	%	25 °C	50	55			
Visual angle range front and rear	θ	25 °C		(θf) 60 (θb) 60		De- gree	φ= 0º, CR≧10 LED:ON LIGHT:OFF (Note 3)
Visual angle range left and right	θ	25°C		(θl) 70 (θr) 70		De- gree	φ=90°, CR≧10 LED:ON LIGHT:OFF (Note 3)
Visual angle direction priority				12:00			(Note 5)
Brightness			225	250		Cd/ m2	V <sub>LED</sub> =3.6V, 80mA Full White pattern

### 5.2 CIE (x, y) chromaticity (1/320 Duty Ta = $25^{\circ}$ C)


Item	Symbol	Т	ransmissiv	Conditions	
nom	Cymbol	Min.	Тур.	Max.	oonalions
Red	Х	(0.590)	(0.620)	(0.650)	θ=0°,φ=0°
INEU	Y	(0.310)	(0.340)	(0.370)	<i>*</i> •
Green	Х	(0.303)	(0.333)	(0.363)	θ=0°,φ=0°
Oreen	Y	(0.564)	(0.594)	(0.624)	•
Blue	Х	(0.132)	(0.152)	(0.182)	θ=0°,φ=0°
Diue	Y	(0.196)	(0.116)	(0.146)	<i>*</i> <b>•</b>
White	Х	(0.275)	(0.305)	(0.335)	θ=0°,φ=0°
white	Y	(0.294)	(0.324)	(0.354)	· •

### () is a default




NOTE 1: Optical characteristic measurement system







# NOTE 3: $\phi \cdot \theta$ definition










(negative type)

(positive type)

Contrast Ratio : Cr=A/B


**NOTE 5: Visual angle direction priority** 



# 6 Block Diagram

# Block diagram (Main LCD)

A-Si TFT transmissive, Normally white type, 12 o'clock.
240 $\times$ RGB $\times$ 320 dots
ILI9320
White LED $\times$ 4 (I <sub>LED</sub> =80mA)



# 7 Interface specifications

Pin No.	Terminal	Function	S			
1						
2	NO	No Connection				
3	NC	No Connection.				
4						
5	GND	GND-terminal.				
6	/CS	Chip select signal.				
0	703	Fix to GND level when not in use.				
		A register select signal.				
7	RS	Low: select an index or status register	er.			
		High: select a control register. <i>Fix to GND level when not in use.</i>				
		A write strobe signal and enables an	operation to write data when			
		the signal is low.				
8	WR/SCL	Fix to VCC level when not in use.				
		SPI Mode:				
		Synchronizing clock signal in SPI mo				
0		A read strobe signal and enables an	operation to read out data			
9	RD	when the signal is low. <i>Fix to VCC level when not in use.</i>				
		Serial bus interface data input pin.				
10	SDI	Fix to GND level when not in use.				
		Serial bus interface data output pin.				
11	SDO	Let SDO as open when not in use.				
12	DB0/PD0	-				
13	DB1/PD1					
14	DB2/PD2					
15	DB3/PD3					
16	DB4/PD4	Mode	DB Pin in use			
17	DB5/PD5	MCU 18-bit	DB [17:0]			
18	DB6/PD6	MCU 16-bit	DB [17:10],			
19	DB7/PD7		DB[8:1]			
20	DB8/PD8	MCU 9-bit MCU 8-bit	DB [17:9] DB [17:10]			
21	DB9/PD9		SDI, SDO/ PD			
22	DB10/PD10		[17:0]			
23	DB11/PD11	Serial Mode/Digital RGB Interface	R[5:0]=PD[5:0]			
24	DB12/PD12	Mode	G[5:0]=PD[11:6]			
25	DB13/PD13		B[5:0]=PD[17:12]			
26	DB14/PD14					
27	DB15/PD15					
28	DB16/PD16					
29	DB17/PD17					

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD /AMP DISPLAY

30	/RESET	A Reset pin.				
0.1		A data ENABLE signal in RGB I/F mode.				
31	ENABLE	Fix to GND level when not in use.				
32	DOTCLK	Dot clock signal in RGB I/F mode.				
32	DOTCLK	Fix to GND level when not in use.				
33	HSYNC	Frame synchronizing signal in RGB I/F mode.				
- 33	HSTNC	Fix to GND level when not in use.				
34	VSYNC	Frame synchronizing signal in RGB I/F mode.				
54	VSTNC	Fix to GND level when not in use.				
35	VCC	A supply voltage to the internal logic: VCC = $2.4 \sim 3.3$ V.				
36	VCC	A supply voltage to the internal logic. VCC – 2.4 3.3V.				
37	VCI	A supply voltage to the analog circuit. Connect to an external power supply of $2.5 \sim 3.3V$ .				
38	GND	GND-terminal.				
39	LED_A	LED Anode.				
40	LED_K1					
41	LED_K2	LED Cathode.				
42	LED_K3					
43	LED_K4					
44	GND	GND-terminal				

### Selection the System Interface mode

Mode	IM3 (JP3	IM2 (JP2	IM1 (JP1	IM0 (JP0
MCU-18Bit	Н	L	Н	L
MCU-16 Bit	L	L	Н	L
MCU-9 Bit	Н	L	Н	Н
MCU-8 Bit	L	L	Н	Н
*Serial Mode/Digital RGB Interface Mode	L	Н	L	L


\*Jumper Default: JP1= "L" JP2= "L" JP3= "H" JP4= "L"

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD /AMP DISPLAY

# 8 System interface and RGB interface


### 8.1 80-system 18-bit interface

The i80/18-bit system interface is selected by setting the IM[3:0] as "1010" levels.




### 8.2 80-system 16-bit interface

The i80/16-bit system interface is selected by setting the IM[3:0] as "0010" levels. The 262K or 65K color can be display through the 16-bit MPU interface. When the 262K color is displayed, two transfers (1<sup>st</sup> transfer: 2 bits, 2<sup>nd</sup> transfer: 16 bits or 1<sup>st</sup> transfer: 16 bits, 2<sup>nd</sup> transfer: 2 bits) are necessary for the 16-bit CPU interface.




### 8.3 80-system 9-bit interface

The i80/9-bit system interface is selected by setting the IM[3:0] as "1011" and the DB17~DB9 pins are used to transfer the data. When writing the 16-bit register, the data is divided into upper byte (8 bits and LSB is not used) lower byte and the upper byte is transferred first. The display data is also divided in upper byte (9 bits) and lower byte, and the upper byte is transferred first. The unused DB[8:0] pins must be tied to either Vcc or AGND.



### 8.4 80-system 8-bit interface

The i80/8-bit system interface is selected by setting the IM[3:0] as "0011" and the DB17~DB10 pins are used to transfer the data. When writing the 16-bit register, the data is divided into upper byte (8 bits and LSB is not used) lower byte and the upper byte is transferred first. The display data is also divided in upper byte (8 bits) and lower byte, and the upper byte is transferred first. The written data is expanded into 18 bits internally (see the figure below) and then written into GRAM. The unused DB[9:0] pins must be tied to either Vcc or AGND.



#### Data transfer synchronization in 8/9-bit bus interface mode

ILI9320 supports a data transfer synchronization function to reset upper and lower counters which count the transfers numbers of upper and lower byte in 8/9-bit interface mode. If a mismatch arises in the numbers of transfers between the upper and lower byte counters due to noise and so on, the "00"h register is written 4 times consecutively to reset the upper and lower counters so that data transfer will restart with a transfer of upper byte. This synchronization function can effectively prevent display error if the upper/lower counters are periodically reset.





Figure6 Data Transfer Synchronization in 8/9-bit System Interface

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AAMPIRE CO., LTD /AMP DISPLAY

### 8.5 RGB interface

The RGB Interface mode is available for ILI9320 and the interface is selected by setting the RIM[1:0] bits as following table.

RIM1	RIM0	RGB Interface	DB pins
0	0	18-bit RGB Interface	DB[17:0]
0	1	16-bit RGB Interface	DB[17:13], DB[11:1]
1	0	6-bit RGB Interface	DB[17:12]
1	1	Setting prohibited	



# 8.6 Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) is selected by setting the IM[3:0] pins (in FPC side) as "010x" level. The chip select pin (nCS), the serial transfer clock pin (SCL), the serial data input pin (SDI) and the serial data output pin (SDO)are used in SPI mode. The ID pin sets the least significant bit of the identification code. The DB[17:0] pins, which are not used, must be tied to DGND.

The SPI interface operation enables from the falling edge of nCS and ends of data transfer on the rising edgeof nCS. The start byte is transferred to start the SPI interface and the read/write operation and RS information are also included in the start byte. When the start byte is matched, the subsequent data is received by ILI9320.

The seventh bit of start byte is RS bit. When RS = "0", either index write operation or status read operation is executed. When RS = "1", either register write operation or RAM read/write operation is executed. The eighth bit of the start byte is used to select either read or write operation (R/W bit). Data is written when the R/W bit is "0" and read back when the R/W bit is "1".

After receiving the start byte, ILI9320 starts to transfer or receive the data in unit of byte and the data transfer starts from the MSB bit. All the registers of the ILI9320 are 16-bit format and receive the first and the second byte data as the upper and the lower eight bits of the 16-bit register respectively. In SPI mode, 5 bytes dummy read is necessary and the valid data starts from 6th byte of read back data.

#### Start Byte Format

,									
Transferred bits	S	1	2	3	4	5	6	7	8
Start byte format	Transfer start			Device	ID code			RS	R/W
		0	1	1	1	0	ID	1/0	1/0

Note: ID bit is selected by setting the IM0/ID pin.

#### **RS and R/W Bit Function**

RS	R/W	Function
0	0	Set an index register
0	1	Read a status
1	0	Write a register or GRAM data
1	1	Read a register or GRAM data

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD /AMP DISPLAY




Figure 7 Data Format of SPI Interface




Figure8 Data transmission through serial peripheral interface (SPI)

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD /AMP DISPLAY

### 8.7 Timing of System Interface and RGB Interface

a. System Interface

i80 18-/16-bit System Bus Interface Timing
(a) Write to register
nCS
RS
nRD
nWR
DB[17:0]
(b) Read from register
nCS
RS
nRD
nWR
DB[17:0] Write register "index" Read register "data"
i80 9-/8-bit System Bus Interface Timing
(a) Write to register
nCS
RS
nRD
nWR
DB[17:10] V "00h" V Write register "index" V Write register "high byte date" V Write register "high byte date" V
(b) Read from register
nCS
RS
nRD
nWR
DB[17:10] V "00h" Write register "index" Pied register "high byte data" "low byte data"

#### b. RGB Interface

The following are diagrams of interfacing timing with LCD panel control signals in internal operation and RGB interface modes.

	<i>"</i>
VSYNC	
HSYNC	
DOTCLK	
ENABLE	
DB[17:0]	
FLM	
G1	
G2	
ł	
G320	
S[720:1]	$\begin{pmatrix} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 5 \\ 7 \\ 7 \\ 7 \\ 7 \\ 7 \\ 7 \\ 7 \\ 7$
VCOM	X

# **9 INSTRUCTION DESCRIPTIONS**

# 9.1 Instruction List

### Main LCD Driver IC: ILI9320

	Inditi				_	0020	-	-			_	_	_	_	_		-		
No.	Registers Name	R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
IR	Index Register	w	0	-	-	-	-	-	-	-	-	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
SR	Status Read	R	0	L7	L6	L5	L4	L3	L2	L1	L0	0	0	0	0	0	0	0	0
00h	Driver Code Read	R	1	1	0	0	1	0	0	1	0	0	0	1	0	0	0	1	0
00h	Start Oscillation	w	1	-	-	-	-	-		-	-		-	-	-	-	-	-	osc
01h	Driver Output Control 1	w	1	0	0	0	0	0	SM	0	SS	0	0	0	0	0	0	0	0
02h	LCD Driving Control	w	1	0	0	0	0	0	1	B/C	EOR	0	0	0	0	0	0	0	0
03h	Entry Mode	w	1	TRI	DFM	0	BGR	0	0	нум	0	ORG	0	I/D1	I/D0	АМ	0	0	0
04h	Resize Control	w	1	0	0	0	0	0	0	RCV 1	RCV 0	0	0	RCH 1	RCH 0	0	0	RSZ1	RSZ0
07h	Display Control 1	w	1	0	0	PTD E1	PTD E0	0	0	0	BAS EE	0	0	GON	DTE	CL	0	D1	D0
08h	Display Control 2	w	1	0	0	0	0	FP3	FP2	FP1	FP0	0	0	0	0	BP3	BP2	BP1	BP0
09h	Display Control 3	w	1	0	0	0	0	0	PTS2	PTS1	PTS0	0	0	PTG1	PTG0	ISC3	ISC2	ISC1	ISC0
0Ah	Display Control 4	w	1	0	0	0	0	0	0	0	0	0	0	0	0	FMA RKO E	FMI2	FMI1	FMI0
0Ch	RGB Display Interface Control 1	¥	1	ENC 2	ENC 1	ENC 0	0	0	0	0	RM	0	0	DM1	DM0	0	0	RIM1	RIM0
0Dh	Frame Maker Position	w	1	0	0	0	0	0	0	0	FMP 8	FMP 7	FMP 6	FMP 5	FMP 4	FMP 3	FMP 2	FMP 1	FMP 0
0Fh	RGB Display Interface Control 2	w	1	0	0	0	0	0	0	0	0	0	0	0	VSPL	HSP L	0	DPL	EPL
10h	Power Control 1	w	1	0	0	0	SAP	BT3	BT2	BT1	BT0	APE	AP2	AP1	AP0	0	DST B	SLP	0
11h	Power Control 2	w	1	0	0	0	0	0	DC12	DC11	DC10	0	DC02	DC01	DC00	0	VC2	VC1	VC0
12h	Power Control 3	w	1	0	0	0	0	0	0	0	VCM R	0	0	0	PON	VRH 3	VRH 2	VRH 1	VRH 0
13h	Power Control 4	w	1	0	0	0	VDV4	VDV3	VDV2	VDV1	VDV0	0	0	0	0	0	0	0	0
20h	Horizontal GRAM Address Set	w	1	0	0	0	0	0	0	0	0	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
21h	Vertical GRAM Address Set	w	1	0	0	0	0	0	0	0	AD16	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8
22h	Write Data to GRAM	w	1		RAM	A write dat	a (WD17-0	) / read da	ta (RD17-0	) bits are t	ransferred	l via differ	ent data bi	us lines ac	cording to	the selec	ted interfa	ces.	_
29h	Power Control 7	w	1	0	0	0	0	0	0	0	0	0	0	0	VCM 4	VCM 3	VCM 2	VСМ 1	VCM 0
2Bh	Frame Rate and Color Control	w	1	0	0	0	0	0	0	0	0	EXT_ R	0	FR_S EL1	FR_S EL0	0	0	0	0
30h	Gamma Control 1	w	1	0	0	0	0	0	KP1[ 2]	KP1[ 1]	KP1[ 0]	0	0	0	0	0	КР0[ 2]	KP0[ 1]	КР0[ 0]
31h	Gamma Control 2	w	1	0	0	0	0	0	KP3[ 2]	KP3[ 1]	КР3[ 0]	0	0	0	0	0	KP2[ 2]	KP2[ 1]	КР2[ 0]
32h	Gamma Control 3	w	1	0	0	0	0	0	KP5[ 2]	KP5[ 1]	KP5[ 0]	0	0	0	0	0	KP4[ 2]	KP4[ 1]	KP4[ 0]
35h	Gamma Control 4	w	1	0	0	0	0	0	RP1[ 2]	RP1[ 1]	RP1[ 0]	0	0	0	0	0	RP0[ 2]	RP0[ 1]	RP0[ 0]

Date: 2008/07/07 AMPIRE CO., LTD /AMP DISPLAY

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD /AMP DISPLAY

36h	Gamma Control 5	w	1	0	0	0	VRP1 [4]	VRP1 [3]	VRP1 [2]	VRP1 [1]	VRP1 [0]	0	0	0	VRP0 [4]	VRP0 [3]	VRP0 [2]	VRP0 [1]	VRP0 [0]
37h	Gamma Control 6	w	1	0	0	0	0	0	KN1[ 2]	KN1[ 1]	KN1[ 0]	0	0	0	0	0	KN0[ 2]	KN0[ 1]	KN0[ 0]


No.	Registers	R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
38h	Gamma	w	1	0	0	0	0	0	KN3[	KN3[	KN3[	0	0	0	0	0	KN2[	KN2[	KN2[
	Control 7 Gamma								2] KN5[	1] KN5[	0] KN5[						2] KN4[	1] KN4[	0] KN4[
39h	Control 8	w	1	0	0	0	0	0	2]	1]	0]	0	0	0	0	0	2]	1]	0]
3Ch	Gamma Control 9	w	1	0	0	0	0	o	RN1[ 2]	RN1[ 1]	RN1[ 0]	0	0	0	0	0	RN0[ 2]	RN0[ 1]	RN0[ 0]
3Dh	Gamma	w	1	0	0	0	VRN	VRN	VRN	VRN	VRN	0	0	0	VRN	VRN	VRN	VRN	VRN
	Control 10 Horizontal						1[4]	1[3]	1[2]	1[1]	1[0]				0[4]	0[3]	0[2]	0[1]	0[0]
50h	Address Start Position	w	1	0	0	0	0	0	0	0	0	HSA7	HSA6	HSA5	HSA4	HSA3	HSA2	HSA1	HSA0
51h	Horizontal Address End	w	4	0	0	0	0	0	0	0	0	HEA7	HEA6	HEA5	HEA4	HEA3	HEA2	HEA1	HEA0
5111	Position	vv	1	U	U	U	0	U	0	0	0	HEA7	HEA0	HEAD	HEA4	пеаз	HEA2	HEAT	HEAU
52h	Vertical Address Start	w	1	0	0	0	0	0	0	0	VSA8	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0
5211	Position	vv	1	0	0	U	U	U	0	U	VSA6	VSAI	VSA0	VSA5	V5A4	VSAS	VSAZ	VSAT	VSAU
53h	Vertical Address End	w	1	0	0	0	0	0	0	0	VEA8	VEA7	VEA6	VEA5	VEA4	VEA3	VEA2	VEA1	VEA0
5511	Position	vv	-	0	0	0	0	0	0	0	VEA0	VEAI	VEA0	VEAS	VEA4	VEAS	VEAZ	VEAT	VEAU
60h	Driver Output Control 2	w	1	GS	0	NL5	NL4	NL3	NL2	NL1	NL0	0	0	SCN 5	SCN 4	SCN 3	SCN 2	SCN 1	SCN 0
61h	Base Image Display	w	1	0	0	0	0	0	0	0	0	0	0	0	0	0	NDL	VLE	REV
	Control																		
6Ah	Vertical Scroll Control	w	1	0	0	0	0	0	0	0	VL8	VL7	VL6	VL5	VL4	VL3	VL2	VL1	VL0
80h	Partial Image 1 Display	w	1	0	0	0	0	0	0	0	PTD	PTD	PTD	PTD	PTD	PTD	PTD	PTD	PTD
0011	Position	vv		0	0	Ŭ	0	0	0	0	P08	P07	P06	P05	P04	P03	P02	P01	P00
81h	Partial Image 1 Area (Start	w	1	0	0	0	0	0	0	0	PTSA	PTSA	PTSA	PTSA	PTSA	PTSA	PTSA	PTSA	PTSA
	Line)			-	-	-	-	-	-	-	08	07	06	05	04	03	02	01	00
82h	Partial Image 1 Area (End	w	1	0	0	0	0	0	0	0	PTEA	PTEA	PTEA	PTEA	PTEA	PTEA	PTEA	PTEA	PTEA
	Line)										08	07	06	05	04	03	02	01	00
83h	Partial Image 2 Display	w	1	0	0	0	0	0	0	0	PTD	PTD	PTD	PTD	PTD	PTD	PTD	PTD	PTD
	Position										P18	P17	P16	P15	P14	P13	P12	P11	P10
84h	Partial Image 2 Area (Start	w	1	0	0	0	0	0	0	0	PTSA	PTSA	PTSA	PTSA	PTSA	PTSA	PTSA	PTSA	PTSA
	Line)										18	17	16	15	14	13	12	11	10
85h	Partial Image 2 Area (End	w	1	0	0	0	0	0	0	0	PTEA	PTEA	PTEA	PTEA	PTEA	PTEA	PTEA	PTEA	PTEA
	Line)										18	17	16	15	14	13	12	11	10
90h	Panel Interface	w	1	0	0	0	0	0	0	DIVI1	DIVI0	0	0	0	0	RTNI	RTNI	RTNI	RTNI
	Control 1 Panel										0					3	2	1	0
92h	Interface	w	1	0	0	0	0	0	NOW	NOW	NOW I0	0	0	0	0	0	0	0	0
	Control 2 Panel								12	- 11	10								
93h	Interface	w	1	0	0	0	0	0	0	0	0	0	0	0	0	0	MCPI 2	MCPI 1	MCPI 0
	Control 3																2	-	0
95h	Panel Interface	w	1	0	0	0	0	0	0	DIVE 1	DIVE 0	0	0	RTN E5	RTN E4	RTN E3	RTN E2	RTN E1	RTN E0
┣───	Control 4 Panel									<u> </u>									
97h	Interface	w	1	0	0	0	0	NOW E3	NOW E2	NOW E1	NOW E0	0	0	0	0	0	0	0	0
	Control 5 Panel																		
98h	Interface	w	1	0	0	0	0	0	0	0	0	0	0	0	0	0	MCP E2	MCP E1	
L	Control 6																	- '	


Date: 2008/07/07 AMPIRE CO., LTD /AMP DISPLAY

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD /AMP DISPLAY

# **10** Application

# 10.1 Display ON / OFF






# 10.2 Deep Standby and Sleep Mode

# **10.3 Power Supply Configuration**

When supplying and cutting off power, follow the sequence below. The setting time for oscillators, step-up circuits and operational amplifiers depends on external resistance and capacitance.



# **11 Timing Characteristics**

# **11.1 Clock Characteristics**


100 2.40 0.001,10100 1.	00 0.001					
ltem	Symbol	Test Condition	Min.	Тур.	Max.	Unit
External Clock Frequency	fcp	VCC = 2.4 ~ 3.3V	450	550	650	KHz
External Clock Duty	f <sub>Duty</sub>	VCC = 2.4 ~ 3.3V	45	50	55	
External Clock Rising Time	Trcp	VCC = 2.4 ~ 3.3V	-	-	0.2	μs
External Clock Falling Time	Tfcp	VCC = 2.4 ~ 3.3V	-	-	0.2	μs
RC oscillation clock	fosc	Rf = 100KΩ, VCC = 2.8V	450	550	650	KHz

#### VCC = 2.40 ~ 3.30V, IOVCC = 1.65 ~ 3.30V

# 11.2 AC Characteristics ( i80 – system Interface Timing Characteristics )

	ltem	Symbol	Unit	Min.	Тур.	Max.	Test Condition
Bus cycle time	Write	t <sub>cycw</sub>	ns	100	-	-	-
bus cycle ume	Read	tcycr	ns	300	-	-	-
Write low-level pu	lse width	PWLW	ns	50	-	500	-
Write high-level p	ulse width	PW <sub>HW</sub>	ns	50	-	-	-
Read low-level pu	lse width	PWLR	ns	150	-	-	-
Read high-level pu	ulse width	PW <sub>HR</sub>	ns	150	-	-	
Write / Read rise /	fall time	twr/twrf	ns	-	-	25	
Setup time	Write (RS to nCS, E/nWR)	t		10	-	-	
Setup time	Read ( RS to nCS, RW/nRD )	tas	ns	5	-	-	
Address hold time	•	tан	ns	5	-	-	
Write data set up t	time	tosw	ns	10	-	-	
Write data hold tin	ne	t <sub>H</sub>	ns	15	-	-	
Read data delay ti	me	t <sub>DDR</sub>	ns	-	-	100	
Read data hold tin	ne	t <sub>DHR</sub>	ns	5	-	-	

Normal Write Mode (IOVCC = 1.65~3.3V, VCC=2.4~3.3V)




# 11.3 AC Characteristics ( RGB Interface Timing Characteristics )

18/16-bit Bus RGB Interface Mode	(IOVCC = 1.65 ~ 3.3V, VCC=2.4~3.3V)

Item	Symbol	Unit	Min.	Тур.	Max.	Test Condition
VSYNC/HSYNC setup time	tsyncs	ns	0	-	-	-
ENABLE setup time	t <sub>ENS</sub>	ns	10	-	-	-
ENABLE hold time	tenh	ns	10	-	-	-
PD Data setup time	teds	ns	10	-	-	-
PD Data hold time	t <sub>PDH</sub>	ns	40	-	-	-
DOTCLK high-level pulse width	PWDH	ns	40	-	-	-
DOTCLK low-level pulse width	PWDL	ns	40	-	-	-
DOTCLK cycle time	terep	ns	100	-	-	-
DOTCLK, VSYNC, HSYNC, rise/fall time	trghr, trgh <b>r</b>	ns	-	-	25	-

6-bit Bus RGB Interface Mode (IOVCC = 1.65 ~ 3.3V, VCC=2.4~3.3V)


Item	Symbol	Unit	Min.	Тур.	Max.	Test Condition
VSYNC/HSYNC setup time	t <sub>syncs</sub>	ns	0	-	-	-
ENABLE setup time	t <sub>ENS</sub>	ns	10	-	-	-
ENABLE hold time	t <sub>enH</sub>	ns	10	-	-	-
PD Data setup time	t <sub>PDS</sub>	ns	10	-	-	-
PD Data hold time	t <sub>PDH</sub>	ns	30	-	-	-
DOTCLK high-level pulse width	PWDH	ns	30	-	-	-
DOTCLK low-level pulse width	PWDL	ns	30	-	-	-
DOTCLK cycle time	tcyco	ns	80	-	-	-
DOTCLK, VSYNC, HSYNC, rise/fall time	trahr, trahr	ns	-	-	25	-



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD /AMP DISPLAY

# 11.4 AC Characteristics (SPI Interface Timing Characteristics )

(IOVCC= 1.653.3V and VCC=2.4~3.3V)							
lten	ltem		Unit	Min.	Тур.	Max.	Test Condition
Serial clock cycle time	Write ( received )	t <sub>scyc</sub>	ns	100	-	-	
Serial Clock Cycle tille	Read ( transmitted )	tscyc	ns	200	-	-	
Serial clock high – level	Write ( received )	t <sub>SCH</sub>	ns	40	-	-	
pulse width	Read ( transmitted )	t <sub>sch</sub>	ns	100	-	-	
Serial clock low – level	Write ( received )	t <sub>SCL</sub>	ns	40	-	-	
pulse width	Read ( transmitted )	t <sub>SCL</sub>	ns	100	-	-	
Serial clock rise / fall time	e	t <sub>scr</sub> , t <sub>scf</sub>	ns	-	-	5	
Chip select set up time		t <sub>CSU</sub>	ns	10	-	-	
Chip select hold time		t <sub>сн</sub>	ns	50	-	-	
Serial input data set up ti	Serial input data set up time		ns	20	-	-	
Serial input data hold time		t <sub>siH</sub>	ns	20	-	-	
Serial output data set up time		t <sub>SOD</sub>	ns	-	-	100	
Serial output data hold tin	Serial output data hold time		ns	5	-	-	



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD /AMP DISPLAY

# **12 QUALITY AND RELIABILITY**

### **12.1 TEST CONDITIONS**

Tests should be conducted under the following conditions:

Ambient temperatu	ure:	$25\pm5^{\circ}C$
Humidity	:	$60\pm25\%$ RH.

### **12.2 SAMPLING PLAN**


Sampling method shall be in accordance with MIL-STD-105E , level II, normal single sampling plan .

### **12.3 ACCEPTABLE QUALITY LEVEL**

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

### **12.4 APPEARANCE**

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under flourescent light. The inspection area of LCD panel shall be within the range of following limits.



## 12.5 INSPECTION QUALITY CRITERIA

No.	Item	Criterior	Defect type		
1	Non display	No non display is allowed	Major		
2	Irregular operation	No irregular operation is a	Major		
3	Short	No short are allowed			Major
4	Open	Any segments or comm are rejectable.	on patterns	that don't activate	Major
5	Black/White spot (I)	Size D (mm) D < 0.15 0.15 < D < 0.20 0.20 < D < 0.30 0.30 < D	$D \le 0.15$ Ignor $5 < D \le 0.20$ 3 $0 < D \le 0.30$ 2		Minor
6	Black/White line (I)	Length(mm)         Width (           10 < L	0.04 0.06 0.07	ceptable number 5 3 2 1	Minor
7	Black/White sport (II)	$\begin{array}{r} \text{Size D (mm)} \\ D \leq 0.30 \\ 0.30 < D \leq 0.50 \\ 0.50 < D \leq 1.20 \\ 1.20 < D \end{array}$	Size D (mm)         Acceptable number $D \le 0.30$ Ignore $0.30 < D \le 0.50$ 5 $0.50 < D \le 1.20$ 3		Minor
8	Black/White line (II)	Length (mm)         Width (           20 < L	0.07 0.09 0.10	ceptable number 5 3 2 1	Minor
9	Back Light	1. No Lighting is rejectable 2. Flickering and abnormal lighting are rejectable		Major	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD /AMP DISPLAY

10	Display pattern		) < C table up to 3	damages		Minor	
11	Blemish & Foreign matters Size: $D = \frac{A+B}{2}$	Size D (r D ≤ 0.15 0.15 < D ≤ 0.20 0.20 < D ≤ 0.30 0.30 < D	5 Ignore 0 3		Minor		
12	Scratch on Polarizer	Width (mm)         W≤0.03         0.03 <w≤0.05< td="">         0.05<w≤0.08< td="">         0.08<w< td="">         Note(1) Regard</w<></w≤0.08<></w≤0.05<>	Length (mm) Ignore $L \le 2.0$ L > 2.0 L > 1.0 $L \le 1.0$ Note (1) as a blemish		Acceptable number Ignore 1 1 Ignore Note(1)	Minor	
13	Bubble in polarizer	Size D (r D ≤ 0.20 0.20 < D ≤ 0.50 0.50 < D ≤ 0.80 0.80 < D	0.20 Ignore 0.50 3			Minor	
14	Stains on LCD panel surface	Stains that car with a soft clot	Minor				
15	Rust in Bezel	Rust which is v	Minor				
16	Defect of land surface contact (poor soldering)	Evident crevice	Minor				
17	Parts mounting	2. Parts not in	<ol> <li>Failure to mount parts</li> <li>Parts not in the specifications are mounted</li> <li>Polarity, for example, is reversed</li> </ol>				

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD /AMP DISPLAY

	Parts	1. LSI, IC lead width is more than 50% beyond pad outline.	Minor
18	alignment	<ol> <li>Chip component is off center and more than 50% of the leads is off the pad outline.</li> </ol>	Minor
		1. 0.45< <i>φ</i> ,Ν≧1	Major
	Conductive	2. 0.30< <i>φ</i> <u>&lt;</u> 0.45 ,N≧1	Minor
19	19 foreign matter (Solder ball,	arphi :Average diameter of solder ball (unit: mm)	
	Solder chips)	3. 0.50 <l ,n≧1<="" td=""><td>Minor</td></l>	Minor
		L: Average length of solder chip (unit: mm)	
20	Faulty PCB	<ol> <li>Due to PCB copper foil pattern burnout, the pattern is connected, using a jumper wire for repair; 2 or more places are corrected per PCB.</li> </ol>	
	correction	<ol><li>Short circuited part is cut, and no resist coating has been performed.</li></ol>	Minor

# 12.6 **RELIABILITY**

Test Item	Test Conditions	Note
High Temperature Operation	70±3°C , t=96 hrs	
Low Temperature Operation	-20±3°C , t=96 hrs	
High Temperature Storage	80±3°C , t=96 hrs	1,2
Low Temperature Storage	-30±3°C , t=96 hrs	1,2
Humidity Test	40°C , Humidity 90%, 96 hrs	1,2
Thermal Shock Test	-30°C ~ 25°C ~ 70°C 30 min. 5 min. 30 min. ( 1 cycle ) Total 5 cycle	1,2
Vibration Test (Packing)	Sweep frequency : 10~55~10 Hz/1min Amplitude : 0.75mm Test direction : X.Y.Z/3 axis Duration : 30min/each axis	2
Static Electricity	150pF 330 ohm <u>+</u> 8kV, 10times air discharge	

Note 1 : Condensation of water is not permitted on the module.

Note 2 : The module should be inspected after 1 hour storage in normal conditions

(15-35°C , 45-65%RH).

Definitions of life end point :

- Current drain should be smaller than the specific value.
- Function of the module should be maintained.
- Appearance and display quality should not have degraded noticeably.
- Contrast ratio should be greater than 50% of the initial value.

# **11 USE PRECAUTIONS**

## 11.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

# 11.2 Installing precautions

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx.  $1M\Omega$  and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

# 11.3 Storage precautions

- Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- 2) Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.
- 3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

# 11.4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to

light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.


8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

# 11.5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one year warrantee for all products and three months warrantee for all repairing products.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD /AMP DISPLAY

# **12. MECHANIC DRAWING**



Date: 2008/07/07 AMPIRE CO., LTD /AMP DISPLAY.