

# AMP DISPLAY INC.

# **SPECIFICATIONS**

&",!BKJ; 57C @CFTFT MODULE

CUSTOMER:	
CUSTOMER PART NO.	
AMP DISPLAY PART NO.	5 A ! & ( \$ ( \$ \$ 5 HB E K ! H\$ \$ < `K # `HC   7 <
APPROVED BY:	
DATE:	
	ROVED FOR SPECIFICATIONS ROVED FOR SPECIFICATION AND PROTOTYPES

# **AMP DISPLAY INC**

9856 SIXTH STREET RANCHO CUCAMONGA CA 91730 TEL: 909-980-13410 FAX: 909-980-1419 WWW.AMPDISPLAY.COM

# RECORD OF REVISION

Revision Date	Page	Contents	Editor
2007/12/18	-	New Release	Edward
2008/2/1		Rename to AM-240400ATNQW-T00H	Edward
		Modify the arrangement of Chapter	Edward
	3	Modify Features	Edward
		(From 18bit-80 change to 8bit-80 of default setting)	
		Revise all T.B.D value	Edward
	7	Modify the brightness of LCM to 230 cd/m2(typ)	Edward
	10	Modify Block Diagram	Edward

## 1 Features

LCD 2.81 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) for mobile-phone or handy electrical equipments. The LCD adopts one backlight with High brightness 5-lamps white LED.

- (1) Construction: 2.81" a-Si color TFT-LCD with White LED Backlight, and FPC.
- (2) LCD : 2.1 Amorphous-TFT 2.81" inch display, transmissive, Normally white type, 12 o'clock.
  - 2.2 240(RGB)X400 dots Matrix, 1/400 Duty.
  - 2.3 LCD controller is SPFD5420A.
  - 2.4 Real 262K colors display:

262K: Red-6bit, Green-6bit, Blue-6bit (9/18-bit interface)

Dithering 262K: Red-5bit, Green-6bit, Blue-5bit (8/16-bit interface)

(3) Direct data display with display RAM.

Built-in 233,280 bytes internal RAM.

(4) MPU interface: 8/9/16/18-bit 80 system parallel interface selectable.

<Default>8-bit 80 system interface.

(5) VSYNC interface mode: for moving picture display

## 2 Mechanical specifications

Dimensions and weight

Item		Specifications	Unit
External shape dimensions		*1 43.22 (W) x 74.8 (H)	mm
Main	Pixel size	0.153 (W) x 0.153 (H)	mm
LCD	Active area	36.72 (W) x 61.2 (H)	mm
	Number of Pixels	240(H)x400(V) pixels	mm
Weight		23	g

<sup>\*1.</sup> This specification is about External shape on shipment from AMPIRE.

# 3 Absolute max. ratings and environment

# 3-1 Absolute max. ratings

Ta=25°C GND=0V

Item	Symbol	Min.	Max.	Unit	Remarks
Power voltage	VDD – GND	-0.3	+4.0	V	
Power voltage	LED A – LED K	-0.5	+4.0	V	Parallel
Input voltage	VIN	-0.3	VDD	V	

## 3-2 Environment

Item	Specifications	Remarks
Storage temperature	Max. +80 °C Min30 °C	Note 1: Non-condensing
Operating temperature	Max. +70 °C Min20 °C	Note 1: Non-condensing

Note 1 : Ta≤+40 °C · · · · Max.85%RH

Ta>+40  $^{\circ}$ C · · · The max. humidity should not exceed the humidity with 40  $^{\circ}$ C 85%RH.

# 4 Electrical specifications

#### 4-1 Electrical characteristics of LCM

 $(V_{DD}=3.0V, Ta=25 \,{}^{\circ}C)$ 


Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
IC power voltage	$V_{DD}$		2.5	2.8	3.6	V
High-level input voltage	V <sub>IHC</sub>		0.8V <sub>DD</sub>		$V_{DD}$	V
Low-level input voltage	V <sub>ILC</sub>		0		0.2V <sub>DD</sub>	V
Consumption current of VDD	I <sub>DD</sub>	LED OFF	-	6.6	1	mA
Consumption current of LED	I <sub>LED</sub>	V <sub>LED</sub> =3.3V	-	100	-	mA

3. 1. 1/400 duty.


# 4-2 LED back light specification

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Forward voltage	$V_{f}$	I <sub>f</sub> =100mA	3.1	3.3	3.7	V
Reverse voltage	V <sub>r</sub>		-	-	(12)	V
Forward current	I <sub>f</sub>	5-chip Parallel		100	105	mA
Power Consumption	$P_{BL}$	I <sub>f</sub> =100mA	-	(330)	-	mW
Uniformity (with L/G)	-	I <sub>f</sub> =100mA	80%*1	-	-	
Bare LED Luminous intensity	V <sub>f</sub> I <sub>f</sub>	3.3V 100mA	5000	-	-	cd/m <sup>2</sup>
Luminous color	White					
Chip connection	5 chip parallel connection					

Bare LED measure position:




\*1 Uniformity (LT):  $\frac{Min(P1 \sim P9)}{Max(P1 \sim P9)} \times 100 \ge 80\%$ 



# **4-3 Touch Panel Electrical Specification**

Parameter	Condition	Standard Value
Terminal Resistance	X Axis	(200) ~ (900) Ω
Terminal Resistance	Y Axis	(200) ~ (900) Ω
Insulating Resistance	DC 25 V	More than (20)M $\Omega$
Linearity		±1.5 %
Notes life by Pen	Note a	(100,000) times(min)
Input life by finger	Note b	(1,000,000) times (min)

	Symbol Function			
1	X+	Touch Panel Right Signal in X Axis		
2	Y+	Touch Panel Bottom Signal in Y Axis		
3	X-	Touch Panel Left Signal in X Axis		
4	Y-	Touch Panel Top Signal in Y Axis		



# 5 Optical characteristics

## **Main LCD**

## 5.1 Optical characteristics

 $(1/400 \text{ Duty in case except as specified elsewhere Ta = }25^{\circ}\text{C})$ 

# LED backlight transmissive module:

Item	Symbol	Temp.	Min.	Std.	Max.	Unit	Conditions
Response	Tr	25 °C	-	12	ŀ	mo	θ=0 °° ,φ=0 °
time	Tf	25 °C		18		ms	(Note 2)
Contrast ratio	CR	25 °C	250	400	-	-	θ=0°, φ=0° LED:ON, LIGHT:OFF (Note 4)
Transmittance	Т	25 °C	(5.0)	(5.4)	-	%	
Visual angle range front and rear	θ	25 °C		(θf) (70 (θb) (50	•	De- gree	φ= 0°, CR≧10 LED:ON LIGHT:OFF (Note 3)
Visual angle range left and right	θ	25 °C		(θI) (70) (θr) (70)		De- gree	$\phi$ =90°, CR $\geq$ 10 LED:ON LIGHT:OFF (Note 3)
Visual angle direction priority				12:00			(Note 5)
Brightness			(200)	(230)		Cd/ m2	V <sub>LED</sub> =3.3V, 100mA Full White pattern


# () is a default


# 5.2 CIE (x, y) chromaticity (1/400 Duty Ta = $25^{\circ}$ C)

Item	Symbol	Т	Conditions		
itom	Cymbol	Min.	Тур.	Max.	Odriditiono
Red	Х	-	(0.623)		$\theta=0^{\circ}$ , $\phi=0^{\circ}$
Neu	Υ	-	(0.332)		, 1
Green	Х		(0.2843)		$\theta=0^{\circ}$ , $\phi=0^{\circ}$
Giccii	Υ	1	(0.554)		•
Blue	X	1	(0.149)		θ=0°, φ=0°
Dide	Υ	-	(0.128)		, ,
White	Х	-	(0.308)		θ=0°, φ=0°
vville	Υ	-	(0.333)		, ,


## () is a default

NOTE 1: Optical characteristic measurement system







**NOTE 2: Response tome definition** 




## NOTE 3: $\phi \cdot \theta$ definition



**NOTE 4: Contrast definition** 



**NOTE 5: Visual angle direction priority** 



## 6 Block Diagram


## **Block diagram (Main LCD)**

Display format: A-Si TFT transmissive, Normally white type, 12 o'clock.

Display composition: 240 x RGB x 400 dots

LCD Driver: SPFD5420A

Back light: White LED x 5 (I<sub>LED</sub>=100mA)



# 7 Interface specifications

Pin No.	Terminal	Functions
1	NC	No Connection
2	NC	No Connection
3	NC	No Connection
4	FLM	Frame head pulse signal, which is used when writing data to the internal RAM.
5	/RESET	Reset pin.
6	DB17	Data Bus Pin
7	DB16	Data Bus Pin
8	DB15	Data Bus Pin
9	DB14	Data Bus Pin
10	DB13	Data Bus Pin
11	DB13	Data Bus Pin
12	DB12 DB11	Data Bus Pin
13	DB10	Data Bus Pin
14	DB9	Data Bus Pin
15	DB8	Data Bus Pin
16	DB7	Data Bus Pin
17	DB6	Data Bus Pin
18	DB5	Data Bus Pin
19	DB3 DB4	Data Bus Pin
20	DB3	Data Bus Pin
21	DB3	Data Bus Pin
22	DB2 DB1	Data Bus Pin
23	DB1	Data Bus Pin
24	/RD	In 80-system interface mode, a read strobe signal can be
24	/KD	input via this pin and initializes a read operation when the signal is low
25	/WR	In 80-system interface mode, a write strobe signal can be input via this pin
26	RS	Register select signal.
27	/CS	Chip select signal.
28	VSYNC	In external interface mode, served as a vertical
	10) (00	synchronize signal input
29	IOVCC	Power supply to the interface pins
30	VCC	Internal logic power
31	VCI	Reference voltage of step-up circuit
32	GND	Internal logic GND
33	GND	Internal logic GND
34	XL	Touch panel X axis ( Left )
35	YD	Touch panel Y axis ( Bottom )
36	XR	Touch panel X axis ( Right )

Date: 2008/2/1 AMP DISPLAY INC

11


37	YU	Touch panel Y axis (Top)
38	NC	No Connection
39	LEDA	LED Backlight A terminal
40	LEDA	LED Backlight A terminal
41	LEDK1	LED Backlight K1 terminal
42	LEDK2	LED Backlight K2 terminal
43	LEDK3	LED Backlight K3 terminal
44	LEDK4	LED Backlight K4 terminal
45	LEDK5	LED Backlight K5 terminal


## 7.1 MPU interface

The system interfaces of SPFD5420A can support 8-bit, 9-bit, 16-bit, 18-bit 80-system Interface. <Default>8-bit 80 system interface.


MPU-Interface		JP1(IM0)	JP2 (IM1)	Remark
Mode	DB Pin in use	1:H 2:IM0 3:L	1:H 2:IM1 3:L	
80-system 18-bit	DB17 to 0	1,2 Open	1,2 Open	
interface	ו סטוו וו ט	2,3 Short <b>L</b>	2,3 Short <b>L</b>	
80-system 9-bit	DB17 to 9	1,2 Open	1,2 short	
interface	0617109	2,3 Short L	2,3 open <b>H</b>	
80-system 16-bit	DB17 to 10 and 8	1,2 short	1,2 Open	
interface	to 1	2,3 open <b>H</b>	2,3 Short <b>L</b>	
80-system 8-bit	DB17 to 10	1,2 short	1,2 short	Default
interface	ו טו זו זו טו	2,3 open <b>H</b>	2,3 open <b>H</b>	


## 7.1.1 80-system 18-bit interface







## 7.1.2 80-system 16-bit interface







## 7.1.3 80-system 9-bit interface





## 7.1.4 80-system 8-bit interface






## 7.2 VSYNC interface

The SPFD5420A also supports VSYNC interface for moving picture display, which is the system interface in synchronization with the frame-synchronizing signal (VSYNC). The VSYNC interface can display a moving picture without tremendous modification.

In VSYNC interface mode, the internal display operation is synchronized with the VSYNC signal. In VSYNC interface mode, the graphic data are stored in GRAM to minimize the data transfer to overwrite on the moving picture GRAM area. The below figure illustrates moving picture data transfer through VSYNC interface.

In VSYNC mode, Internal operation is executed in synchronization with the internal clock generated from internal oscillators and VSYNC input. Therefore the frame rate is determined by the frequency of VSYNC. SPFD5420A can access the internal RAM in high speed with less power consumption in VSYNC interface mode while using high-speed write mode.



In VSYNC interface mode, the formula for Internal clock frequency and frame rate is shown below:

 $Input \ clock \ frequency = FrameRate \ x \ (DisplayLines + FrontPorch + BackPorch) \ x \ 16 \ x \ variance$ 

Due to the possible cause of variances while set the internal clock frequency; be sure to complete the display operation in one VSYNC cycle.

# 7.3 Instruction List


# Main LCD Driver IC: SPFD5420A

Desistes						O I-14							1	- 0.1-14			
Register No	Register	CB15	CB14	CB13	CB12	pper 8-bit CB11	CB10	CB9	CB8	CB7	CB6	CB5	CB4	r 8-bit CB3	CB2	CB1	CB0
000h	ID Read	0	1	0	1	0	1	0	0	0	0	1	0	0	0	0	0
001h	Driver Output Control	0	0	0	0	0	SM (0)	0	SS (0)	0	0	0	0	0	0	0	0
002h	LCD Drive Waveform	0	0	0	0	0	0	0	B/C	0	0	0	0	0	0	NW1	NWO
003h	Control Entry Mode	TRIREG	DFM	0	BGR	0	0	HWM	(0)	ORG	0	I/D1	I/D0	AM	0	(0) EPF1	(0) EPF0
uusii	Lifty wode	(0)	(0)		(0)	0	· ·	(0)		(0)		(1)	(1)	(0)	U	(0)	(0)
004h-006h	Setting disabled	_	_				_	_		_				_			
007h	Display Control (1)	0	0	PTDE1 (0)	PTDE0 (0)	0	0	0	BASEE (0)	0	VON (0)	GON (0)	DTE (0)	0	0	D1 (0)	D0 (0)
008h	Display Control (2)	0	0	0	0	FP3	FP2	FP1	FP0	0	0	0	0	BP3	BP2	BP1	BP0
009h	Low Power Control (1)	0	0	0	0	(1) PTV	(0) PTS2	(0) PTS1	(0) PTS0	0	0	PTG1	PTG0	(1) ISC3	(0) ISC2	(0) ISC1	(0) ISC0
						(0)	(0)	(0)	(0)			(0)	(0)	(0)	(0)	(0)	(0)
00Ah 00Bh	Setting Disabled Low Power Control (2)	0	0	0	0	0	0	0	0	0	0	0	VEM0	0	0	0	COL
													(0)				(0)
0Ch	External Display Controll (1)	0	ENC2 (0)	ENC1 (0)	ENC0 (0)	0	0	0	RM (0)	0	0	DM1 (0)	DM0 (0)	0	0	RIM1 (0)	(0)
00Dh-00Eh	Setting Disabled		(0)	(5)	(0)				(=)			(0)	(5)			(0)	(=)
00Fh	External Display Controll (2)	0	0	0	0	0	0	0	0	0	0	0	VSPL (0)	HSPL (0)	0	EPL (0)	DPL (0)
010h	Panel interface Control	0	0	0	0	0	0	DIVI1	DIVIO	0	0	0	RTNI4	RTNI3	RTNI2	RTNI1	RTNI0
011h	1 Panel interface Control	0	0	0	0	0	NOWI2	(0) NOWI1	(0) NOWI0	0	0	0	(1) 0	(0)	(1) SDTI2	(1) SDTI1	(1) SDTI0
UTIN	Panel interface Control 2	U		U	U	0	(0)	(D)	(0)	U	U	U	U	0	(0)	(0)	(0)
012h	Panel interface Control	0	0	0	0	0	0	VEQW11	VEQW10	0	0	0	0	0	0	0	0
013-01Fh	Setting Disabled							(0)	(0)								
020h	Panel Interface	0	0	0	0	0	0	DIVE1	DIVE0	0	RTNE6	RTNE5	RTNE4	RTNE3	RTNE2	RTNE1	RTNE0
	Control 4							(0)	(0)		(0)	(0)	(1)	(1)	(1)	(1)	(0)
021h	Panel Interface	0	0	0	0	NOWE3	NOWE2	NOWE1	NOWE0	0	0	0	0	SDTE3	SDTE2	SDTE1	SDTE0
	Control 5					(0)	(0)	(0)	(0)					(0)	(0)	(0)	(0)
022h	Panel Interface	0	0	0	0	0	VEQWE2	VEQWE1	VEQWE0	0	0	0	0	0	0	0	0
	Control 6						(0)	(0)	(0)								
023h-08Fh	Setting Disabled		=					_						=			
090h	Frame Marker Control	FMKM (0)	FMI2 (0)	FMI1 (0)	FMI0 (0)	0	0	0	FMP8 (0)	FMP7 (0)	FMP6 (0)	FMP5 (0)	FMP4 (0)	FMP3 (0)	FMP2 (0)	FMP1 (0)	FMP0 (0)
091h-0FFh	Setting disabled	0		_													
			0	0	SAP	0	BT2	BT1	BT0	APE	0	AP1	AP0	0	DSTB	SLP	0
100h	Power Control (1)	"	-	_	(0)		(0)	(0)	(0)	(0)		(0)	(0)		(0)	(0)	-
101h	Power Control (2)	0	0	0		0	(0) DC12	(0) DC11	DC10	(0)	DC02	DC01	DC00	0	(0) VC2	(0) VC1	VC0
	Power Control (2)				(0)	0	(0)	(0)			DC02 (0)				(0)	(0)	
101h 102h	Power Control (2) Power Control (3)	0	0	0	0	0	(0) DC12 (0)	(0) DC11 (0) 0	DC10 (0) VCMR0 (0)	0 VREG1R (0)	(0)	DC01 (0) PSON (0)	DC00 (0) PON (0)	0 VRH3 (0)	(0) VC2 (0) VRH2 (0)	(0) VC1 (0) VRH1 (0)	VC0 (0) VRH0 (0)
101h	Power Control (2)	0	0	0	(0)		(0) DC12 (0)	(0) DC11 (0)	DC10 (0) VCMR0	0 VREG1R	(0)	DC01 (0) PSON	DC00 (0) PON	0 VRH3	(0) VC2 (0) VRH2	(0) VC1 (0) VRH1	VC0 (0) VRH0
101h 102h 103h 104h-106h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled	0 0	0 0	0 0 VCOMG (0)	(0) 0 0 VDV4 (0)	0 VDV3 (0)	(0) DC12 (0) 0 VDV2 (0)	(0) DC11 (0) 0 VDV1 (0)	DC10 (0) VCMR0 (0) VDV0 (0)	0 VREG1R (0) 0	0	DC01 (0) PSON (0) 0	DC00 (0) PON (0)	0 VRH3 (0) 0	(0) VC2 (0) VRH2 (0)	(0) VC1 (0) VRH1 (0)	VC0 (0) VRH0 (0)
101h 102h 103h	Power Control (2)  Power Control (3)  Power Control (4)	0	0	0 0 VCOMG	(0) 0 0 VDV4	0 VDV3	(0) DC12 (0) 0	(0) DC11 (0) 0	DC10 (0) VCMR0 (0) VDV0	0 VREG1R (0)	(0)	DC01 (0) PSON (0)	DC00 (0) PON (0) 0	0 VRH3 (0) 0	(0) VC2 (0) VRH2 (0) 0	(0) VC1 (0) VRH1 (0) 0	VC0 (0) VRH0 (0) 0
101h 102h 103h 104h-106h 107h 108-10Fh	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled  Power Control (5)  Setting disabled	0 0 0	0 0	0 0 VCOMG (0)	(0) 0 0 VDV4 (0)	0 VDV3 (0)	(0) DC12 (0) 0 VDV2 (0) 0	(0) DC11 (0) 0 VDV1 (0)	DC10 (0) VCMR0 (0) VDV0 (0)	0 VREG1R (0) 0	0 0	DC01 (0) PSON (0) 0	DC00 (0) PON (0) 0	0 VRH3 (0) 0 DCT3 (0)	(0) VC2 (0) VRH2 (0) 0	(0) VC1 (0) VRH1 (0) 0	VC0 (0) VRH0 (0) 0
101h 102h 103h 104h-106h 107h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled  Power Control (5)	0 0	0 0	0 0 VCOMG (0)	(0) 0 0 VDV4 (0)	0 VDV3 (0)	(0) DC12 (0) 0 VDV2 (0)	(0) DC11 (0) 0 VDV1 (0)	DC10 (0) VCMR0 (0) VDV0 (0)	0 VREG1R (0) 0	0	DC01 (0) PSON (0) 0	DC00 (0) PON (0) 0	0 VRH3 (0) 0	(0) VC2 (0) VRH2 (0) 0	(0) VC1 (0) VRH1 (0) 0	VC0 (0) VRH0 (0) 0
101h 102h 103h 104h-106h 107h 108-10Fh 110h 111-1ffh	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled  Power Control (5)  Setting disabled  Power Control(6)  Setting disabled	0 0 0	0 0 0	0	(0) 0 0 VDV4 (0) 0	0 VDV3 (0) 0	(0) DC12 (0) 0 VDV2 (0) 0	(0) DC11 (0) 0 VDV1 (0) 0	DC10 (0) VCMR0 (0) VDV0 (0)	0 VREG1R (0) 0	0 0	DC01 (0) PSON (0) 0	DC00 (0) PON (0) 0	0 VRH3 (0) 0 DCT3 (0)	(0) VC2 (0) VRH2 (0) 0	(0) VC1 (0) VRH1 (0) 0	VC0 (0) VRH0 (0) 0
101h 102h 103h 104h-106h 107h 108-10Fh 110h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled  Power Control (5)  Setting disabled  Power Control(6)  Setting disabled  GRAM address Set	0 0 0	0 0	0 0 VCOMG (0)	(0) 0 0 VDV4 (0)	0 VDV3 (0)	(0) DC12 (0) 0 VDV2 (0) 0	(0) DC11 (0) 0 VDV1 (0)	DC10 (0) VCMR0 (0) VDV0 (0)	0 VREG1R (0) 0 0 0 0 AD7	(0) 0 0 0	DC01 (0) PSON (0) 0	DC00 (0) PON (0) 0 DCM0 (0)	0 VRH3 (0) 0 DCT3 (0) 0	(0) VC2 (0) VRH2 (0) 0 DCT2 (0)	(0) VC1 (0) VRH1 (0) 0  DCT1 (0)  AD1	VC0 (0) VRH0 (0) 0 DCT0 (0) PSE (0)
101h 102h 103h 104h-106h 107h 108-10Fh 110h 111-1ffh	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled  Power Control (5)  Setting disabled  Power Control(6)  Setting disabled  GRAM address Set  Horizontal Address  GRAM address Set	0 0 0	0 0 0	0	(0) 0 0 VDV4 (0) 0	0 VDV3 (0) 0	(0) DC12 (0) 0 VDV2 (0) 0	(0) DC11 (0) 0 VDV1 (0) 0	DC10 (0) VCMR0 (0) VDV0 (0) 0	0 VREG1R (0) 0 0 0 0 AD7 (0) AD15	(0) 0 0 0 0 AD6 (0) AD14	DC01 (0) PSON (0) 0 0 0 AD5 (0) AD13	DC00 (0) PON (0) 0 DCM0 (0) 0	0 VRH3 (0) 0 DCT3 (0) 0 AD3 (0) AD11	(0) VC2 (0) VRH2 (0) 0 DCT2 (0) 0 AD2 (0) AD10	(0) VC1 (0) VRH1 (0) 0 DCT1 (0)  AD1 (0) AD9	VC0 (0) VRH0 (0) 0 DCT0 (0) PSE (0) AD0 (0)
101h 102h 103h 104h-106h 107h 108-10Fh 110h 111-1ffh 200h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled  Power Control (5)  Setting disabled  Power Control(6)  Setting disabled  GRAM address Set  Horizontal Address  GRAM address Set  Vertical Address	0 0 0 0 0	0 0 0 0 0 0	0	(0) 0 0 VDV4 (0) 0	0 VDV3 (0) 0	(0) DC12 (0) 0 VDV2 (0) 0	(0) DC11 (0) 0 VDV1 (0) 0	DC10 (0) VCMR0 (0) VDV0 (0) 0	0 VREG1R (0) 0 0 0 0 0 AD7 (0)	0 0 0 0 AD6 (0)	DC01 (0) PSON (0) 0	DC00 (0) PON (0) 0 DCM0 (0) 0	0 VRH3 (0) 0 DCT3 (0) 0	(0) VC2 (0) VRH2 (0) 0 DCT2 (0) 0	(0) VC1 (0) VRH1 (0) 0  DCT1 (0)  AD1 (0)	VC0 (0) VRH0 (0) 0 DCT0 (0) PSE (0)
101h 102h 103h 104h-106h 107h 108-10Fh 110h 111-1ffh 200h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled  Power Control (5)  Setting disabled  Power Control(6)  Setting disabled  GRAM address Set  Horizontal Address  GRAM address Set  Vertical Address  Write Data to GRAM  Read Data from	0 0 0 0 0	0 0 0 0 0 0	0	(0) 0 0 VDV4 (0) 0	0 VDV3 (0) 0	(0) DC12 (0) 0 VDV2 (0) 0 0	(0) DC11 (0) 0 VDV1 (0) 0	DC10 (0) VCMR0 (0) VDV0 (0) 0	0 VREG1R (0) 0 0 0 AD7 (0) AD15 (0)	(0) 0 0 0 0 AD14 (0)	DC01 (0) PSON (0) 0 0 0 AD5 (0) AD13	DC00 (0) PON (0) 0 DCM0 (0) 0	0 VRH3 (0) 0 DCT3 (0) 0 AD3 (0) AD11	(0) VC2 (0) VRH2 (0) 0 DCT2 (0) 0 AD2 (0) AD10	(0) VC1 (0) VRH1 (0) 0 DCT1 (0)  AD1 (0) AD9	VC0 (0) VRH0 (0) 0 DCT0 (0) PSE (0) AD0 (0)
101h 102h 103h 104h-106h 107h 108-10Fh 110h 111-1ffh 200h 201h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled  Power Control (5)  Setting disabled  Power Control (6)  Setting disabled  GRAM address Set  Horizontal Address  GRAM address  Write Data to GRAM  Read Data from  GRAM	0 0 0 0 0	0 0 0 0 0 0	0	(0) 0 0 VDV4 (0) 0	0 VDV3 (0) 0	(0) DC12 (0) 0 VDV2 (0) 0 0	(0) DC11 (0) 0 VDV1 (0) 0	DC10 (0) VCMR0 (0) VDV0 (0) 0 0 0 0 AD16 (0)	0 VREG1R (0) 0 0 0 AD7 (0) AD15 (0)	(0) 0 0 0 0 AD14 (0)	DC01 (0) PSON (0) 0 0 0 AD5 (0) AD13	DC00 (0) PON (0) 0 DCM0 (0) 0	0 VRH3 (0) 0 DCT3 (0) 0 AD3 (0) AD11	(0) VC2 (0) VRH2 (0) 0 DCT2 (0) 0 AD2 (0) AD10	(0) VC1 (0) VRH1 (0) 0 DCT1 (0)  AD1 (0) AD9	VC0 (0) VRH0 (0) 0 DCT0 (0) PSE (0) AD0 (0)
101h 102h 103h 104h-106h 107h 108-10Fh 110h 111-1ffh 200h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled  Power Control (5)  Setting disabled  Power Control(6)  Setting disabled  GRAM address Set  Horizontal Address  GRAM address Set  Vertical Address  Wite Data to GRAM  Read Data from  GRAM  Setting disabled  Window Horzontal	0 0 0 0 0	0 0 0 0 0 0	0	(0) 0 0 VDV4 (0) 0	0 VDV3 (0) 0	(0) DC12 (0) 0 VDV2 (0) 0 0	(0) DC11 (0) 0 VDV1 (0) 0	DC10 (0) VCMR0 (0) VDV0 (0) 0 0 0 0 AD16 (0)	0 VREG1R (0) 0 0 0 0 0 AD15 (0) AD15 HSA7	(0) 0 0 0 0 AD6 (0) AD14 (0) Interface".	DC01 (0) PSON (0) 0 0 0 AD5 (0) AD13 (0)	DC00 (0) PON (0) 0 DCM0 (0) 0 AD4 (0) AD12 (0)	0 VRH3 (0) 0 DCT3 (0) 0 AD3 (0) AD11 (0) HSA3	(0) VC2 (0) VRH2 (0) 0  DCT2 (0) 0  AD2 (0) AD10 (0)	(0) VC1 (0) VRH1 (0) 0  DCT1 (0) 0  AD1 (0) AD9 (0)	VC0 (0) VRH0 (0) 0 DCT0 (0) PSE (0) AD0 (0) AD8 (0)
101h 102h 103h 104h-106h 107h 108-10Fh 110h 111-1ffh 200h 201h 202h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled  Power Control (5)  Setting disabled  Power Control (6)  Setting disabled  GRAM address Set  Horizontal Address  GRAM address  Write Data to GRAM  Read Data from  GRAM  Setting disabled  Window Horzontal  Window Horzontal  RAM Address Start  RAM Address Start  Window Horzontal  RAM Address Start  RAM Address Start  RAM Address Start	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0	0	(0) 0 0 VDV4 (0) 0 0	0 VDV3 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) DC12 (0) 0 VDV2 (0) 0 0 0 0	(0) DC11 (0) 0 VDV1 (0) 0 0 0 Data format	DC10 (0) VCMR0 (0) VCMR0 (0) VCMR0 (0) VDV0 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 VREG1R (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) 0 0 0 0 0 AD6 (0) AD14 (0) interface*.	DC01 (0) PSON (0) 0 0 0 AD5 (0) AD13 (0)	DC00 (0) PON (0) 0 DCM0 (0) 0 AD4 (0) AD12 (0)	0 VRH3 (0) 0 DCT3 (0) 0 AD3 (0) AD11 (0) HSA3 (0)	(0) VC2 (0) VRH2 (0) 0 DCT2 (0) 0 AD10 (0) HSA2 (0)	(0) VC1 (0) VRH1 (0) 0  DCT1 (0)  0  AD1 (0) AD9 (0)  HSA1 (0)	VC0 (0) VRH0 (0) 0 DCT0 (0) PSE (0) AD0 (0) AD8 (0) HSA0 (0)
101h 102h 103h 104h-106h 107h 108-10Fh 110h 111-1ffh 200h 201h 202h 211h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled  Power Control (5)  Setting disabled  Power Control (6)  Setting disabled  GRAM address Set  Horizontal Address  Write Data to GRAM  Read Data from  GRAM  Setting disabled  Window Horzontal  RAM Address Start  Window Horzontal  RAM Address Start  Window Horzontal  RAM Address Start  RAM Address Start  RAM Address End	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0	(0) 0 0 VDV4 (0) 0 0	0 VDV3 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) DC12 (0) 0 VDV2 (0) 0 0 0 0 0 0 0	(0) DC11 (0) 0 VDV1 (0) 0 0 0 Data format	DC10 (0) VCMR0 (	0 VREG1R (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) 0 0 0 0 0 AD6 (0) AD14 (0) HSA6 (0) HEA6 (1)	DC01 (0) PSON (0) 0 0 0 AD5 (0) AD13 (0) HSA5 (0) HEA5 (1)	DC00 (0) PON (0) 0 DCM0 (0) 0 AD12 (0) HSA4 (0)	0 VRH3 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) VC2 (0) VRH2 (0) 0  DCT2 (0)  AD2 (0) AD10 (0)  HSA2 (0) HEA2 (1)	(0) VC1 (0) VRH1 (0) 0  DCT1 (0)  AD1 (0)  AD2 (0)  HSA1 (0) HEA1 (1)	VC0 (0) VRH0 (0) 0 DCT0 (0) PSE (0) AD0 (0) AD8 (0) HSA0 (0) HEA0 (1)
101h 102h 103h 104h-106h 107h 108-10Fh 110h 111-1ffh 200h 201h 202h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled Power Control (5)  Setting disabled Power Control(6)  Setting disabled GRAM address Set Horizontal Address GRAM address Set Vertical Address Write Data to GRAM Read Data from GRAM Setting disabled Window Horzontal RAM Address Start Window Horzontal RAM Address Start Window Horzontal RAM Address End Window Vertical RAM	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0	0	(0) 0 0 VDV4 (0) 0 0	0 VDV3 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) DC12 (0) 0 VDV2 (0) 0 0 0 0	(0) DC11 (0) 0 VDV1 (0) 0 0 0 Data format	DC10 (0) VCMR0 (	0 VREG1R (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) 0 0 0 0 0 AD14 (0) HSA6 (0) HEA6 (1) VSA6	DC01 (0) PSON (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	DC00 (0) PON (0) 0 DCM0 (0) 0 AD12 (0) HSA4 (0) HEA4 (0)	0 VRH3 (0) 0	(0) VC2 (0) VRH2 (0) 0  DCT2 (0)  AD2 (0) AD10 (0)  HSA2 (0) HEA2 (1) VSA2	(0) VC1 (0) VRH1 (0) 0  DCT1 (0)  AD1 (0) AD9 (0)  HSA1 (0) HEA1 (1) VSA1	VC0 (0) VRH0 (0) 0 DCT0 (0) PSE (0) AD0 (0) AD8 (0) HSA0 (0) HEA0 (1) VSA0
101h 102h 103h 104h-106h 107h 108-10Fh 110h 111-1ffh 200h 201h 202h 211h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled  Power Control (5)  Setting disabled  Power Control (6)  Setting disabled  GRAM address Set  Horizontal Address  Write Data to GRAM  Read Data from  GRAM  Setting disabled  Window Horzontal  RAM Address Start  Window Horzontal  RAM Address Start  Window Vertical RAM  Address Start  Window Vertical RAM	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0	(0) 0 0 VDV4 (0) 0 0	0 VDV3 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) DC12 (0) 0 VDV2 (0) 0 0 0 0 0 0 0	(0) DC11 (0) 0 VDV1 (0) 0 0 0 Data format	DC10 (0) VCMR0 (	0 VREG1R (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) 0 0 0 0 0 AD14 (0) AD14 (0) HEA6 (1) VSA6 (1) VEA6	DC01 (0) PSON (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	DC00 (0) PON (0) 0 DCM0 (0) AD12 (0) AD12 (0) HSA4 (0) VSA4 (0) VEA4	0 VRH3 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) VC2 (0) VRH2 (0) 0  DCT2 (0)  AD2 (0) AD10 (0)  HSA2 (0) HEA2 (1)	(0) VC1 (0) VRH1 (0) 0  DCT1 (0)  AD1 (0)  AD2 (0)  HSA1 (0) HEA1 (1)	VC0 (0) VRH0 (0) 0 DCT0 (0) PSE (0) AD0 (0) AD8 (0) HSA0 (0) HEA0 (1) VSA0 (0) VEA0
101h 102h 103h 104h-106h 107h 110e-10Fh 110h 111-1ffh 200h 201h 202h 211h 211h 212h 213h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled Power Control (5)  Setting disabled Power Control(6)  Setting disabled GRAM address Set Horizontal Address GRAM address Set Vertical Address Write Data to GRAM Read Data from GRAM Setting disabled Window Horzontal RAM Address Start Window Horzontal RAM Address Start Window Vertical RAM Address Start Window Vertical RAM Address Start Window Vertical RAM Address End	0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	(0) 0 0 VDV4 (0) 0 0 0	0 VDV3 (0) 0 0 0	(0) DC12 (0) 0 VDV2 (0) 0 0 0 0 0 0 0	(0) DC11 (0) 0 VDV1 (0) 0 0 0 Data format 0 0	DC10 (0) VCMR0 (0) VSA8 (0) VSA8 (0)	0 VREG1R (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) 0 0 0 0 AD6 (0) AD14 (0) interface*. HSA6 (0) HEA6 (1) VSA6 (0)	DC01 (0) PSON (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	DC00 (0) PON (0) 0 DCM0 (0) 0 AD12 (0) HSA4 (0) HEA4 (0) VSA4 (0)	0 VRH3 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) VC2 (0) VRH2 (0) 0  DCT2 (0)  0  AD2 (0) AD10 (0)  HSA2 (1) VSA2 (0)	(0) VC1 (0) VRH1 (0) 0  DCT1 (0)  0  AD1 (0) AD9 (0)  HSA1 (1) VSA1 (0)	VC0 (0) VRH0 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
101h 102h 103h 104h-106h 107h 1108-10Fh 1110h 111-1ffh 200h 201h 202h 210h 211h 211h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled  Power Control (5)  Setting disabled  Power Control (6)  Setting disabled  GRAM address Set  Horizontal Address  Write Data to GRAM  Read Data from  GRAM  Setting disabled  Window Horzontal  RAM Address Start  Window Horzontal  RAM Address Start  Window Vertical RAM  Address Start  Window Vertical RAM	0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	(0) 0 0 VDV4 (0) 0 0 0	0 VDV3 (0) 0 0 0	(0) DC12 (0) 0 VDV2 (0) 0 0 0 0 0 0 0	(0) DC11 (0) 0 VDV1 (0) 0 0 0 Data format 0 0	DC10 (0) VCMR0 (0) VCMR0 (0) VCMR0 (0) VDV0 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 VREG1R (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) 0 0 0 0 0 AD14 (0) AD14 (0) HEA6 (1) VSA6 (1) VEA6	DC01 (0) PSON (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	DC00 (0) PON (0) 0 DCM0 (0) AD12 (0) AD12 (0) HSA4 (0) VSA4 (0) VEA4	0 VRH3 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) VC2 (0) VRH2 (0) 0  DCT2 (0)  AD2 (0) AD10 (0)  HSA2 (0) HEA2 (1) VSA2 (0) VEA2	(0) VC1 (0) VRH1 (0) 0  DCT1 (0)  AD1 (0)  AD1 (0)  HSA1 (0) HEA1 (1) VSA1 (0) VEA1	VC0 (0) VRH0 (0) 0 DCT0 (0) PSE (0) AD0 (0) AD8 (0) HSA0 (0) HEA0 (1) VSA0 (0) VEA0
101h 102h 103h 104h-106h 107h 110e-10Fh 110h 111-1ffh 200h 201h 202h 211h 212h 213h 213h 214-27Fh 280h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled Power Control (5)  Setting disabled Power Control(6)  Setting disabled GRAM address Set Horizontal Address GRAM address Set Vertical Address Write Data from GRAM Setting disabled Window Horzontal RAM Address Start Window Horzontal RAM Address Start Window Vertical RAM Address Start Window Vertical RAM Address End Setting Disabled NVM Write/Read	0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	(0) 0 0 VDV4 (0) 0 0 0	0 VDV3 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) DC12 (0) 0 VDV2 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) DC11 (0) 0 VDV1 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 (0) VCMR0 (0) VCMR0 (0) VCMR0 (0) VCMR0 (0) VCM (1)	0 VREG1R (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) 0 0 0 0 AD6 (0) AD14 (0) Interface". HSA6 (0) HEA6 (1) VSA6 (0) VEA6 (0)	DC01 (0) PSON (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	DC00 (0) (0) PON (0) 0 DCM0 (0) 0 AD12 (0) HEA4 (0) VSA4 (0) VEA4 (1) 0	0 VRH3 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) VC2 (0) VRH2 (0) 0  DCT2 (0)  0  AD2 (0)  AD10 (0)  HSA2 (1) VSA2 (1) VSA2 (0)  VEA2 (1) UID2 (0)	(0) VC1 (0) VRH1 (0) 0  DCT1 (0)  AD1 (0)  AD9 (0)  HSA1 (1) VSA1 (1) VSA1 (1) UID1 (0)	VC0 (0) VRH0 (0) 0 DCT0 (0) PSE (0) AD8 (0) HSA0 (0) HEA0 (1) VSA0 (0) VEA0 (1) UID0 (0)
101h 102h 103h 104h-106h 107h 1108-10Fh 1110h 111-1ffh 200h 201h 202h 211h 212h 213h 214-27Fh	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled Power Control (5)  Setting disabled Power Control(6)  Setting disabled GRAM address Set Horizontal Address Write Date to GRAM Read Data from GRAM Setting disabled Window Horzontal RAM Address Sart Window Horzontal RAM Address Shart Window Vertical RAM Address Start Window Vertical RAM Address Start Window Vertical RAM Address Start Window Vertical RAM Address End Setting Disabled	0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	(0) 0 0 VDV4 (0) 0 0 0	0 VDV3 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) DC12 (0) 0 VDV2 (0) 0 0 0 0 0 0 0 0 0 0	(0) DC11 (0) 0 VDV1 (0) 0 0 0 Data format 0 0 0	DC10 (0) VCMR0 (1) VCMR0 (	0 VREG1R (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) 0 0 0 0 AD6 (0) AD14 (0) HSA6 (1) VSA6 (1) VEA6 (0)	DC01 (0) (0) (0) (0) (0) (0) (0) (0) (0) (0)	DC00 (0) PON (0) 0 DCM0 (0) 0 AD12 (0) HSA4 (0) VSA4 (0) VEA4 (1)	0 VRH3 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) VC2 (0) VRH2 (0) 0  DCT2 (0)  AD2 (0) AD10 (0)  HSA2 (0) HEA2 (1) VSA2 (1) UID2	(0) VC1 (0) VRH1 (0) 0  DCT1 (0)  AD1 (0)  AD9 (0)  HSA1 (0)  HEA1 (1) VSA1 (1)  UID1	VC0 (0) VRH0 (0) 0 DCT0 (0) PSE (0) AD0 (0) AD8 (0) HEA0 (0) VSA0 (1) VEA0 (1)
101h 102h 103h 104h-106h 107h 110e-10Fh 110h 111-1ffh 200h 201h 202h 211h 212h 213h 213h 214-27Fh 280h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled Power Control (5)  Setting disabled Power Control(6)  Setting disabled GRAM address Set Horizontal Address GRAM address Set Vertical Address Write Data from GRAM Setting disabled Window Horzontal RAM Address Start Window Horzontal RAM Address Start Window Vertical RAM Address Start Window Vertical RAM Address End Setting Disabled NVM Write/Read	0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	(0) 0 0 VDV4 (0) 0 0 0	0 VDV3 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) DC12 (0) 0 VDV2 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) DC11 (0) 0 VDV1 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 (0) VCMR0 (0) VCMR0 (0) VCMR0 (0) VCMR0 (0) VCM (1)	0 VREG1R (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) 0 0 0 0 AD6 (0) AD14 (0) Interface". HSA6 (0) HEA6 (1) VSA6 (0) VEA6 (0)	DC01 (0) PSON (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	DC00 (0) PON (0) 0 DCM0 (0) 0 AD4 (0) AD12 (0) HSA4 (0) VSA4 (1) VSA4 (1) VCM14 (0) VCM14	0 VRH3 (0) 0 DCT3 (0)	(0) VC2 (0) VRH2 (0) 0  DCT2 (0)  0  AD2 (0) AD10 (0)  HSA2 (1) VSA2 (1) VSA2 (1) UID2 (0) VCM12 (0) VCM22	(0) VC1 (0) VRH1 (0) 0 DCT1 (0) 0 AD1 (0) AD9 (0) HSA1 (1) VSA1 (1) VSA1 (0) VEA1 (1) UID1 (0) VCM11 (0) VCM21	VC0 (0) VRH0 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
101h 102h 103h 104h-106h 107h 110h 111-1ffh 200h 201h 202h 211h 212h 213h 214-27Fh 280h 281h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled Power Control (5)  Setting disabled Power Control(6)  Setting disabled GRAM address Set Horizontal Address GRAM address Set Vertical Address Write Data to GRAM Read Data from GRAM Setting disabled Window Horzontal RAM Address Start Window Horzontal RAM Address Start Window Vertical RAM Address End Setting Disabled NVM Write/Read	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	(0) 0 0 VDV4 (0) 0 0 0 0	0 VDV3 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) DC12 (0) 0 VDV2 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) DC11 (0) 0 VDV1 (0) 0  0  0  Data format  0  0  0  0	DC10 (0) VCMR0 (0) VSA8 (0) VEA8 (1) VEA8 (1) 0	0 VREG1R (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) 0 0 0 0 AD6 (0) AD14 (0) HEA6 (0) VSA6 (0) VEA6 (0)	DC01 (0) (0) (0) (0) (0) (0) (0) (0) (0) (0)	DC00 (0) PON (0) 0 DCM0 (0) 0 DCM0 (0) 0 DCM0 (0) AD12 (0) HEA4 (0) VSA4 (0) VSA4 (1) VCM14 (0)	0 VRH3 (0) 0 O O O O O O O O O O O O O O O O O O	(0) VC2 (0) VRH2 (0) 0  DCT2 (0)  AD10 (0)  AD10 (0)  HSA2 (1) VSA2 (1) VSA2 (1)  VEA2 (0) VCM12 (0)	(0) VC1 (0) VRH1 (0) 0 DCT1 (0) 0 AD1 (0) AD9 (0) HSA1 (1) VSA1 (1) VSA1 (0) VEA1 (0) VCM11 (0)	VC0 (0) VRH0 (0) 0 DCT0 (0) PSE (0) AD0 (0) AD8 (0) HEA0 (1) VSA0 (0) VEA0 (0) VCM10 (0)
101h 102h 103h 104h-106h 107h 1108-10Fh 110h 1111-1ffh 200h 201h 202h 211h 212h 213h 214-27Fh 280h 281h 282h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled Power Control (5)  Setting disabled Power Control (6)  Setting disabled GRAM address Set Horizontal Address Write Data to GRAM Read Data from GRAM Setting disabled Window Horzontal RAM Address Start Window Horzontal RAM Address End Window Vertical RAM Address Start Window Vertical RAM Address End Setting Disabled NVM Write/Read  VCom high voltage 1  VCom high voltage 2	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	(0) 0 0 VDV4 (0) 0 0 0 0	0 VDV3 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) DC12 (0) 0 VDV2 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) DC11 (0) 0 VDV1 (0) 0  0  0  Data format  0  0  0  0	DC10 (0) VCMR0 (0) VSA8 (0) VEA8 (1) VEA8 (1) 0	0 VREG1R (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) 0 0 0 0 AD6 (0) AD14 (0) HEA6 (0) VSA6 (0) VEA6 (0)	DC01 (0) (0) (0) (0) (0) (0) (0) (0) (0) (0)	DC00 (0) PON (0) 0 DCM0 (0) 0 AD4 (0) AD12 (0) HSA4 (0) VSA4 (1) VSA4 (1) VCM14 (0) VCM14	0 VRH3 (0) 0 DCT3 (0)	(0) VC2 (0) VRH2 (0) 0  DCT2 (0)  0  AD2 (0) AD10 (0)  HSA2 (1) VSA2 (1) VSA2 (1) UID2 (0) VCM12 (0) VCM22	(0) VC1 (0) VRH1 (0) 0 DCT1 (0) 0 AD1 (0) AD9 (0) HSA1 (1) VSA1 (1) VSA1 (0) VEA1 (1) UID1 (0) VCM11 (0) VCM21	VC0 (0) VRH0 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
101h 102h 103h 104h-106h 107h 110h 111-1ffh 200h 201h 202h 211h 212h 213h 214-27Fh 280h 281h 282h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled Power Control (5)  Setting disabled Power Control(6)  Setting disabled GRAM address Set Horizontal Address GRAM address Set Vertical Address Write Data to GRAM Read Data from GRAM Setting disabled Window Horzontal RAM Address Start Window Horzontal RAM Address Start Window Vertical RAM Address End Setting Disabled NVM Write/Read VCom high voltage 1  VCom high voltage 2  Setting disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	(0) 0 0 VDV4 (0) 0 0 0 0	0 VDV3 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) DC12 (0) 0 VDV2 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) DC11 (0) 0 VDV1 (0) 0  0  0  Data format  0  0  0  0	DC10 (0) VCMR0 (0) VSA8 (0) VEA8 (1) VEA8 (1) 0	0 VREG1R (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) 0 0 0 0 AD6 (0) AD14 (0) HEA6 (0) VSA6 (0) VEA6 (0)	DC01 (0) (0) (0) (0) (0) (0) (0) (0) (0) (0)	DC00 (0) PON (0) 0 DCM0 (0) 0 AD4 (0) AD12 (0) HSA4 (0) VSA4 (1) VSA4 (1) VCM14 (0) VCM14	0 VRH3 (0) 0 DCT3 (0)	(0) VC2 (0) VRH2 (0) 0  DCT2 (0)  0  AD2 (0) AD10 (0)  HSA2 (1) VSA2 (1) VSA2 (1) UID2 (0) VCM12 (0) VCM22	(0) VC1 (0) VRH1 (0) 0 DCT1 (0) 0 AD1 (0) AD9 (0) HSA1 (1) VSA1 (1) VSA1 (0) VEA1 (1) UID1 (0) VCM11 (0) VCM21	VC0 (0) VRH0 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
101h 102h 103h 104h-106h 107h 1108-10Fh 1110h 1111-Iffh 200h 201h 202h 211h 212h 213h 214-27Fh 280h 281h 283-2FFh 300h	Power Control (2)  Power Control (3)  Power Control (4)  Setting disabled Power Control (5)  Setting disabled Power Control (6)  Setting disabled GRAM address Set Horizontal Address GRAM address Set Vertical Address Write Data to GRAM Read Data from GRAM Setting disabled Window Horzontal RAM Address Start Window Horzontal RAM Address Start Window Vertical RAM Address End Window Vertical RAM Address End Setting Disabled NVM Write/Read VCom high voltage 1  VCom high voltage 2  Setting disabled γ Control (1)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	(0) 0 0 VDV4 (0) 0 0 0 0	0 VDV3 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) DC12 (0) 0 VDV2 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) DC11 (0) 0 VDV1 (0) 0  0  0  Data format  0  0  0  0	DC10 (0) VCMR0 (0) VSA8 (0) VEA8 (1) VEA8 (1) 0	0 VREG1R (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(0) 0 0 0 0 AD6 (0) AD14 (0) HEA6 (0) VSA6 (0) VEA6 (0)	DC01 (0) (0) (0) (0) (0) (0) (0) (0) (0) (0)	DC00 (0) PON (0) 0 DCM0 (0) 0 AD4 (0) AD12 (0) HSA4 (0) VSA4 (1) VSA4 (1) VCM14 (0) VCM14	0 VRH3 (0) 0 DCT3 (0)	(0) VC2 (0) VRH2 (0) 0  DCT2 (0)  0  AD2 (0) AD10 (0)  HSA2 (1) VSA2 (1) VSA2 (1) UID2 (0) VCM12 (0) VCM22	(0) VC1 (0) VRH1 (0) 0 DCT1 (0) 0 AD1 (0) AD9 (0) HSA1 (1) VSA1 (1) VSA1 (0) VEA1 (1) UID1 (0) VCM11 (0) VCM21	VC0 (0) VRH0 (0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

0.001-	Control (2)							1									
302h	γ Control (3)																
303h	γ Control (4)																
304h	γ Control (5)																
305h	γ Control (6)																
306h	γ Control (7)																
307h	γ Control (8)																
308h	γ Control (9)																
309h	γ Control (10)																
30Ah	γ Control (11)																
30Bh	γ Control (12)																
30Ch	γ Control (13)																
30Dh	γ Control (14)																
30Eh	γ Control (15)																
30Fh	γ Control (16)																
310-3FFh	Setting disabled																
400h	Size of base image	GS (0)	0	NL5 (0)	NL4 (0)	NL3 (0)	NL2 (0)	NL1 (0)	NL0 (0)	0	0	SCN5 (0)	SCN4 (0)	SCN3 (0)	SCN2 (0)	SCN1 (0)	SCN0 (0)
401h	Base image display control	0	0	0	0	0	0	0	0	0	0	0	0	0	NDL (0)	VLE (0)	REV (0)
402-403h	Setting disabled														(0)	(0)	(0)
404h	Vertical Scoll Control	0	0	0	0	0	0	0	VL8	VL7	VL6	VL5	VL4	VL3	VL2	VL1	VL0
									(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
405-4FFh	Setting disabled		-		_		_		DTDDGG	DTDDOT	DTDDGG	DTDDOC	DTDD04	DTDDGG	DTDDOO	DTDD04	DTDDDD
500h	Display Position - Partial Display 1	0	0	0	0	0	0	0	PTDP08 (0)	PTDP07 (0)	(0)	PTDP05 (0)	(0)	PTDP03 (0)	(0)	PTDP01 (0)	PTDP00 (0)
501h	RAM Address Start -	0	0	0	0	0	0	0	PTSA08	PTSA07	PTSA06			PTSA03	PTSA02		PTSA00
	Partial Display 1								(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
502h	RAM Address End - Partial Display 1	0	0	0	0	0	0	0	PTEA08 (0)	PTEA07 (0)	PTEA06 (0)	PTEA05 (0)	PTEA04 (0)	PTEA03 (0)	PTEA02 (0)	PTEA01 (0)	PTEA00 (0)
503h	Display Position - Partial Display 2	0	0	0	0	0	0	0	PTDP18 (0)	PTDP17 (0)		PTDP15 (0)		PTDP13 (0)	PTDP12 (0)		PTDP10 (0)
504h	RAM Address Start - Partial Display 2	0	0	0	0	0	0	0	PTSA18 (0)	PTSA17 (0)		PTSA15 (0)		PTSA13 (0)	PTSA12 (0)		PTSA10 (0)
505h	RAM Address End - Partial Display 2	0	0	0	0	0	0	0	PTEA18 (0)	PTEA17 (0)		PTEA15 (0)				PTEA11 (0)	
506-605h	Setting Disabled								(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
606h	i80-I/F Endian Control	0	0	0	0	0	0	0	TCREV1 (0)	0	0	0	0	0	0	0	TCREV0
607-6EFh	Setting disabled								(0)								(0)
6F0h	NVM access control	0	0	0	0	0	0	0	0	TE (0)	0	EOP1 (0)	EOP0 (0)	0	0	EAD1 (0)	EAD0 (0)
6F1-FFFh	Setting disabled									,-,		\-,'	\-,			1-7	1-7

# 8. Power Management System

# **Voltage Generation Diagram**



# 9. Timing Characteristics

# 9.1 80-System Bus Interface Timing Characteristics

Normal write operation (HWM=0), IOVCC=1.65V~3.10V

ltem	Symb	ol	Unit	Min.	Тур.	Max.
Bus cycle time	Write	tCYCW	ns	150	-	-
Bus cycle time	Read	tCYCR	ns	450	-	-
Write low-le	vel pulse width	PWLW	ns	55	-	-
Read low-le	vel pulse width	PWLR	ns	170	-	-
Write high-le	vel pulse width	PWHW	ns	70	-	-
Read high-le	evel pulse width	PWHR	ns	250	-	-
Write/Read	l rise/ fall time	tWRr, WRf	ns	-	-	10
Setup time	Write (RS to CS*,WR*)	tAS	ns	0	-	-
Setup time	Read (RS to CS*, RD*)	ing.	ns	10	-	-
Address	Hold Time	tAH	ns	2	-	-
Write data	a setup time	tDSW	ns	25	-	-
Write da	Write data hold time		ns	10	-	-
Read dat	a delay time	tDDR	ns	-	-	150
Read da	ta hold time	tDHR	ns	5	-	-

# 9.2 Reset Timing Characteristics (IOVCC=1.65~3.10V)

ltem	Symbol	Unit	Min.	Тур.	Max.
Reset low-level width	tRES	ms	1	_	_
Reset rise time	trRES	μs	_		10

## **10.QUALITY AND RELIABILITY**

## 10.1 TEST CONDITIONS

Tests should be conducted under the following conditions:

Ambient temperature :  $25 \pm 5^{\circ}$ C Humidity :  $60 \pm 25\%$  RH.

#### 10.2 SAMPLING PLAN


Sampling method shall be in accordance with MIL-STD-105E , level II, normal single sampling plan .

## 10.3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

#### 10.4 APPEARANCE

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under florescent light. The inspection area of LCD panel shall be within the range of following limits.



# 10.5 INSPECTION QUALITY CRITERIA

No.	Item	Criterion :	Class of Defec	Accept able level		
1	Non display	No non display is allowed			Major	0.65
2	Scratch,Dent of Plastic Mold	Serious one is not allowed			Major	0.65
3	Scratch on FPC	By limited sample			Major	0.65
		Item		Number		
	Dat Dafast	Bright dot defect		N ≤ 0	Minor	4 5
4	Dot Defect	Black dot defect		N ≦ 2	Minor	1.5
		Total		N ≦ 2		
5	Line Defect	None			Minor	1.5
6	Uneven Brightness : Line Shape	None	Major	0.65		
7	Uneven Brightness : Dot Shape	None	Major	0.65		
8	Display pattern	Note: 1. Acceptable up to 3 damages 2. NG if there're to two or more pinholes per dot				1.5
9	Scratch of Polarizer :Dot Shape s  Size: $D = \frac{A+B}{2}$	Size D (mm) $D \le 0.1$ $0.1 < D \le 0.3$ $0.3 < D$	Minor	1.5		

Preliminary
The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC

10	Scratch of Polarizer : Line Shape	Width (mm)         Length (mm)           W<0.05         L<0           0.1 <w<0.05< td="">         0.3 &lt; L           0.1<w< td="">         -</w<></w<0.05<>		).3	Acceptable number Ignore  N≦3.  See dot shape	Minor	1.5
11	Bubble in polarizer	Size D ( D ≤ 0.3 0.30 < D ≤ 0.50 0.50 < D	,	Ac	ceptable number Ignore 1 0	Minor	1.5
12	Stains inclusion : Line shape	W <u>&lt;</u> 0.04 Igno		ength (mm) Acceptable number  Ignore Not Allowed  L < 0.8 Not Allowed  - Not Allowed		Minor	1.5
13	Stains inclusion : dot shape	Size D (mm)  D ≤ 0.1  0.1 < D ≤ 0.2  0.25 < D		N N	ceptable number lot Allowed lot Allowed lot Allowed	Minor	1.5

## **Preliminary**

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC

## 10.6 RELIABILITY

Test Item	Test Conditions	Note
High Temperature Operation	70±3°C , t=72 hrs	
Low Temperature Operation	-20±3°C , t=72 hrs	
High Temperature Storage	80±3°C , t=72hrs	1,2
Low Temperature Storage	-30±3°C , t=72 hrs	1,2
Humidity Test	40°C , Humidity 90%, 72 hrs	1,2
Thermal Shock Test	-30°C ~ 25°C ~ 80°C 30 min. 5 min. 30 min. (1 cycle) Total 5 cycle	1,2
Vibration Test (Packing)	Sweep frequency: 10~55~10 Hz/1min Amplitude: 0.75mm Test direction: X.Y.Z/3 axis Duration: 30min/each axis	2

Note 1: Condensation of water is not permitted on the module.

Note 2 : The module should be inspected after 1 hour storage in normal conditions (15-35°C , 45-65%RH).

## Definitions of life end point :

- Current drain should be smaller than the specific value.
- Function of the module should be maintained.
- Appearance and display quality should not have degraded noticeably.
- Contrast ratio should be greater than 50% of the initial value.

#### 11 USE PRECAUTIONS

## 11.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

## 11.2 Installing precautions

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx.  $1M\Omega$  and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

25

## 11.3 Storage precautions

- 1) Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- 2) Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.
- 3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

## 11.4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light

#### **Preliminary**


The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY INC

- emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

## 11.5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one year warranty for all products and three months warrantee for all repairing products

## 12. MECHANIC DRAWING



Date: 2008/2/1 AMPIRE CO., LTD. 28