

AMP DISPLAY INC.

SPECIFICATIONS

3.5-in COLOR TFT MODULE

CUSTOMER:	
CUSTOMER PART NO.	
AMP DISPLAY PART NO.	AM320240L8TNQWTB0H
APPROVED BY:	
DATE:	

APPROVED FOR SPECIFICATIONS

APPROVED FOR SPECIFICATION AND PROTOTYPES

AMP DISPLAY INC

9856 SIXTH STREET RANCHO CUCAMONGA CA 91730 TEL: 909-980-13410 FAX: 909-980-1419 WWW.AMPDISPLAY.COM

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

RECORD OF REVISION

Page	Contents	Editor
-	New Release	Emil
6	Correction the Black-light specification.	Emil
-	Issued the official part No.	Emil
8,45	Correction the viewing angle and mechanical drawing.	Emil
	- 6 -	 New Release Correction the Black-light specification. Issued the official part No.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

1 Features

3.5 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) module. This module is composed of a 3.5" TFT-LCD panel, LCD controller and power driver circuit and backlight unit.

- 1.1 TFT Panel Feature :
 - (1) Construction: 3.5" a-Si color TFT-LCD, White LED / CCFL Backlight and PCB.
 - (2) Resolution (pixel): 320(R.G.B) X240
 - (3) Number of the Colors : 262K colors (R, G, B 6 bit digital each)
 - (4) LCD type : Transmissive Color TFT LCD (normally White)
 - (5) Interface: 40 pin pitch 0.5 FFC
 - (6) Power Supply Voltage: 3.3V single power input. Built-in power supply circuit.
- 1.2 LCD Controller Feature:
 - (1) MCU interface 8/9/16/18 bit 80&68 series MCU interface.
 - (2) Display RAM size : 640x240x3x6 bits. Ex: 320x240 two frame buffer with 262K colors.
 - (3) Arbitrary display memory starts position selection.
 - (4) MCU interface: 8-bit /9-bit /16-bit /18-bits (80/68 MPU interface).
 - (5) 8 bit / 16 bit interface support 65K (R5G6B5) /262K (R6G6B6) colors data format.
 - (6) 9 bit / 18 bit interface support 262K (R6G6B6) colors data format only.

2 Physical specifications

Item	Specifications	Unit
Display resolution(dot)	320 (W) x 240(H)	dot
Active area	70.08(W) x 52.56(H)	mm
Screen size	3.5(Diagonal)	mm
Pixel size	73 (W) x 219 (H)	um
Color configuration	R.G.B stripe	
Overall dimension	77.8(W)x64(H) x 6.5(D)	mm
Weight	T.B.D	g
Backlight unit	LED	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

3 Electrical specification

3.1 Absolute max. ratings

3.1.1 Electrical Absolute max. ratings

ltem	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	VDD	VSS=0	-0.3	T.B.D	V	
Input voltege	V _{in}		-0.3	VDD+0.3	V	Note 1

Note1: /CS,/WR,/RD,RS,DB0~DN17

3.1.2 Environmental Absolute max. ratings

_	OPERATING		STOF	RAGE	
Item	MIN	MAX	MIN	MAX	Remark
Temperature	-20	70	-30	80	Note2,3,4,5,6,7
Humidity	Note1		Note1		
Corrosive Gas	Not Acceptable		Not Acceptable		

Note1 : Ta <= 40°C : 85% RH max

Ta > 40° C : Absolute humidity must be lower than the humidity of

85%RH at 40°C

Note2 : For storage condition Ta at $-30^{\circ}C < 48h$, at $80^{\circ}C < 100h$


For operating condition Ta at -20°C < 100h

- Note3 : Background color changes slightly depending on ambient temperature. This phenomenon is reversible.
- Note4 : The response time will be slower at low temperature.
- Note5 : Only operation is guarantied at operating temperature. Contrast,

```
response time, another display quality are evaluated at +25°C
```

Note6 :

 LED BL : When LCM is operated over 40°C ambient temperature, the I_{LED} of the LED back-light should be follow :



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

Note7 : This is panel surface temperature, not ambient temperature. Note8 :

• LED BL:When LCM be operated over than 40°C, the life time of the LED back-light will be reduced.

3.1.3 LED back-light Unit Absolute max. ratings

Item	Symbol	Ratings	Unit	Remark
Peak forward Current	IF	60	mA	
Reverse Voltage	VR	15	V	
Power Dissipation	Ро	0.9	W	

3.2 Electrical characteristics

3.2.1 DC Electrical characteristic of the LCD

Item		Symbol	Min.	Тур.	Max.	Unit	Remark
Power supp	ly	VDD	3.0	3.3	5.0	V	
Input Voltage	H Level	VIH	2.0	-	5.5	۷	Note 1
for logic	L Level	VIL	VSS	-	0.8	V	NOLE I
Output Voltage for	H Level	V _{он}	2.4	-	VDD	V	Note 2
Logic	L Level	V _{ol}	VSS		0.4	V	NOLE 2
Power Supply current		IDD	-	T.B.D	-	mA	Note 3


Typical operting conditions (VSS=0V)

Note1: With 5V Tolerance Input , /CS, /WR,/RD,RS,DB0~DB17 Note2: DB0~DB17

Note3: fv =60Hz , Ta=25°C , Display pattern : All Black

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY


3.2.2 Electi	3.2.2 Electrical characteristic of LED Back-light							
Paramenter	Symbol	Min.	Тур.	Max.	Unit	Condiction		
LED voltage	V _{AK}	9.0	-	11.0	V	I _{LED} =40,Ta=25°C		
LED forward current	I _{LED}		40	-	mA	Ta=25°C		
LED IOIWard current	I _{LED}		30		mA	Ta=60°C		
Lamp life time			T.B.D.	-	Hr	I _{LED} =40mA,Ta=25°С		



The constant current source is needed for white LED back-light driving.

When LCM is operated over 60°C ambient temperature, the ILED of the LED

back-light should be adjusted to 15mA max(For one dice LED).



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

3.3 AC Timing characteristic of the Graphic TFT LCD controller

T.B.D

4 Optical specification

4.1 Optical characteristic:

Item	1	Symbol	Conditon	Min.	Тур.	Max.	Unit	Remark
Response Time	Rise+ Fall	T _r +T _f	⊖ =0 °		25	40	ms	Note 1,2,3,5
Contrast	ratio	CR	At optimized viewing angle	200	300	-		Note 1,2,4,5
Viewing Angle	Top Bottom Left Right		CR≧10	- - -	35 55 70 70		deg.	Note1,2, 5,6
Brightn LED I Withou	3L	YL	l _{∟ED} =40mA ,25℃	_	350	-	cd/ m²	Note 7
Brightn LED I With	3L	YL	l _{LED} =40mA, 25℃	-	250	-	cd/ m²	Note 7
Red chror	naticity	XR		T.B.D.	T.B.D.	T.B.D.		Note 7
	nationy	YR		T.B.D.	T.B.D.	T.B.D.		For reference
Green chro	maticity	XG		T.B.D.	T.B.D.	T.B.D.		only. These
	mationy	YG	⊖ =0 °	T.B.D.	T.B.D.	T.B.D.		data should
Blue chror	naticity	XB	⊖ =0 °	T.B.D.	T.B.D.	T.B.D.		be update
	nationty	YB		T.B.D.	T.B.D.	T.B.D.		according the
White chro	maticity	Xw		T.B.D.	T.B.D.	T.B.D.		prototype.
	mationty	YW		T.B.D.	T.B.D.	T.B.D.		P

()For reference only. These data should be update according the prototype. Note 1:

 LED BL :Ambient temperature=25°C, and lamp current I_{LED}=40mA. To be measured in the dark room.


Note 2:To be measured on the center area of panel with a viewing cone of 1°by Topcon luminance meter BM-7,after 10 minutes operation.

Note 3.Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black"

(rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY



Note 4.Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio(CR)= Photo detector output when LCD is at "White" state Photo detector Output when LCD is at "Black" state

Note 5: White
$$V_i = V_{i50} + 1.5V$$


Black V_i=V_{i50}+2.0V

" \pm "means that the analog input signal swings in phase with V_{COM} signal.

"- " means that the analog input signal swings out of phase with $V_{\mbox{COM}}$ signal.


 V_{i50} : The analog input voltage when transmission is 50%. The 100% Transmission is defined as the transmission of LCD panel when all the Input terminals of module are electrically opened.

Note 6.Definition of viewing angle,Refer to figure as below.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AAMP DISPLAY

Note 7.Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY


ITEM	MIN	ΤΥΡ	MAX	UNIT	Condition
Bare Brightness	-	T.B.D.		Cd/m2	I _{LED} =40mA,Ta=25°C
AVG. X of 1931 C.I.E.	0.26	0.30	0.34		I _{LED} =40mA,Ta=25°C
AVG. Y of 1931 C.I.E.	0.27	0.31	0.35		I _{LED} =40mA,Ta=25°C
Brightness Uniformity	75			%	I _{LED} =40mA,Ta=25°C

4.2 Optical characteristic of the LED Back-light

()For reference only. These data should be update according the prototype.

Note1 : Measurement after 10 minutes from LED BL operating.

Note2 : Measurement of the following 9 places on the display.



Note3: The Uniformity definition (Min Brightness / Max Brightness) x 100%

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

4.3 Touch Panel Electrical Specification

Parameter	Condition	Standard Value
Terminal Resistance	X Axis	400 ~ 900 Ω
Terminal Resistance	Y Axis	200 ~ 500 Ω
Insulating Resistance	DC 25 V	More than $10M\Omega$
Linearity		±1.5 %
Notes life by Pen	Note a	100,000 times(min)
Input life by finger	Note b	1,000,000 times (min)

Note A.

Notes area for pen notes life test is 10 x 9 mm.

Size of word is 7.5 x 6.72

Shape of pen end: R0.8

Load: 250 g

Note B

By Silicon rubber tapping at same point

Shape of rubber end: R8

Load: 200g

Frequency: 5 Hz

Interface

No.	Symbol	Function
1	XR	Touch Panel Right Signal in X Axis
2	YU	Touch Panel Upper Signal in Y Axis
3	XL	Touch Panel Left Signal in X Axis
4	YL	Touch Panel Low Signal in Y Axis

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

5 Interface specifications


1 DGND - GND 3 LED A/PWM - LED Anode/LED dimming control(with LED driver IC). 4 LED K - LED Cathode 5 //RESET I Reset signal for TFT LCD controller. 6 RS I Register and Data select for TFT LCD controller. 7 //CS506 I Chip select low active signal for TFT LCD controller. 8 /WR I 80mode: /WR low active signal for TFT LCD controller. 9 /RD I 80mode: R/W low active signal for TFT LCD controller. 68mode: R/W low active signal for TFT LCD controller. 68mode: R/W signal Hi: read, Lo: write. 10 DB0 I 80mode: R/W signal Hi: read, Lo: write. 11 DB1 I 68mode: R/W signal Hi: read, Lo: write. 12 DB2 I 1 13 DB3 I I 14 DB4 I I 15 DB5 I I 16 DB6 I I 17 <th>Pin no</th> <th>Symbol</th> <th>I/O</th> <th>Description</th> <th>Remark</th>	Pin no	Symbol	I/O	Description	Remark
2	1			CND	
4 LED_K - LED Cathode 5 //RESET I Reset signal for TFT LCD controller. 6 RS I Register and Data select for TFT LCD controller. 7 //CS506 I Chip select low active signal for TFT LCD controller. 8 //WR I 80mode: /WR low active signal for TFT LCD controller. 8 //WR I 80mode: /WI ow active signal for TFT LCD controller. 9 //RD I 80mode: /WI ow active signal for TFT LCD controller. 10 DB0 I 80mode: /WI ow active signal for TFT LCD controller. 11 DB1 I 80mode: /RD low active signal for TFT LCD controller. 12 DB2 I 80mode: /RD low active signal for TFT LCD controller. 13 DB3 I I I 14 DB4 I I I 15 DB5 I I I 20 DB10 I I I 21 DB14 I I I <t< td=""><td>2</td><td>DGND</td><td>-</td><td></td><td></td></t<>	2	DGND	-		
5 //RESET I Reset signal for TFT LCD controller. 6 RS I Register and Data select for TFT LCD controller. 7 //CS506 I Chip select low active signal for TFT LCD controller. 8 //WR I 80mode: //RD low active signal for TFT LCD controller. 8 //WR I 80mode: //RD low active signal for TFT LCD controller. 9 //RD I 80mode: //RD low active signal for TFT LCD controller. 10 DB0 I 80mode: //RD low active signal for TFT LCD controller. 11 DB1 I 80mode: R/W signal Hi: read, Lo: write. 80mode: Average signal for TFT LCD controller. 11 DB1 I 80mode: R/W signal Hi: read, Lo: write. 80mode: Average signal for TFT LCD controller. 12 DB2 I 80mode: R/W signal Hi: read, Lo: write. 90mole: Average signal for TFT LCD controller. 14 DB4 I 1 90mole: I 90mole: Average signal for TFT LCD controller. 12 DB10 I 1 1 1 1 22 DB17	3	LED_A/PWM	-	LED Anode/LED dimming control(with LED driver IC).	
6 RS I Register and Data select for TFT LCD controller. 7 //CS506 I Chip select low active signal for TFT LCD controller. 8 MWR I 80mode: /WR low active signal for TFT LCD controller. 80mode: E signal latch on rising edge. 9 /RD I 80mode: R/W signal Hi: read, Lo: write. 10 DB0 I 11 DB1 I 12 DB2 I 13 DB3 I 14 DB4 I 15 DB5 I 16 DB6 I 17 DB7 I 18 DB8 I 19 DB10 I 21 DB11 I 22 DB12 I 23 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 11 Serial clock for Touch panel controller/ Touch Panel Left Signal in X Axis. I <td>4</td> <td>LED_K</td> <td>-</td> <td>LED Cathode</td> <td></td>	4	LED_K	-	LED Cathode	
7 //CS506 I Chip select low active signal for TFT LCD controller. 80mode: //WR low active signal for TFT LCD controller. 68mode: E signal latch on rising edge. 9 //RD I 80mode: //RD low active signal for TFT LCD controller. 68mode: R/W signal for TFT LCD controller. 68mode: R/W signal Hi: read, Lo: write. 10 DB0 I 11 DB1 I 12 DB2 I 13 DB3 I 14 DB4 I 15 DB5 I 16 DB6 I 17 DB7 I 18 DB8 I 19 DB9 I 20 DB10 I 21 DB11 I 22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 4 IPO/X2 I 5 Serial clock for Touch panel controller/ Touch Panel Left	5	/RESET		Reset signal for TFT LCD controller.	
8 /WR 1 80mode: //RP low active signal for TFT LCD controller. 68mode: E signal latch on rising edge. 9 /RD 1 80mode: //RD low active signal for TFT LCD controller. 68mode: R/W signal Hi: read, Lo: write. 10 DB0 1 11 DB1 1 12 DB2 1 13 DB3 1 14 DB4 1 15 DB5 1 16 DB6 1 17 DB7 1 18 DB8 1 20 DB10 1 21 DB11 1 22 DB12 1 23 DB13 1 24 DB16 1 27 DB17 1 28 262K/65K 1 30 SK/X1 1 31 DO/X2 1 Data Output for Touch panel controller/ Touch Panel Left Signal in X Axis. 33 TPCS/Y2 1	6	RS		Register and Data select for TFT LCD controller.	
o //WR 1 68mode: E signal latch on rising edge. 9 //RD 1 80mode: /RD low active signal for TFT LCD controller. 68mode: R/W signal Hi: read, Lo: write. 10 DB0 1 11 DB1 1 12 DB2 1 13 DB3 1 14 DB4 1 15 DB5 1 16 DB6 1 17 DB7 1 18 DB8 1 20 DB10 1 21 DB11 1 22 DB12 1 23 DB13 1 24 DB14 1 25 DB15 1 26 DB16 1 27 DB17 1 8 262K/65K 1 4 IE Serial clock for Touch panel controller/ Touch Panel Left Signal in X Axis. 31 DO/X2 1 Data Output for Touch panel controller/ Touch Panel	7	/CS506	-	Chip select low active signal for TFT LCD controller.	
9 //RD 1 80mode: /RD low active signal for TFT LCD controller. 68mode: R/W signal Hi: read, Lo: write. 10 DB0 1 11 DB1 1 12 DB2 1 13 DB3 1 14 DB4 1 15 DB5 1 16 DB6 1 17 DB7 1 18 DB8 1 19 DB9 1 20 DB10 1 21 DB11 1 22 DB12 1 23 DB13 1 24 DB16 1 25 DB16 1 26 DB16 1 27 DB17 1 28 262K/65K 1 1 Serial Clock for Touch panel controller/ 1 70 DGND - 30 SK/X1 1 Serial Clock for Touch panel controller/ 1 7 DD/X2 1 Data In for Touch panel cont	8	/WR	I		
11 DB1 1 12 DB2 1 13 DB3 1 14 DB4 1 15 DB5 1 16 DB6 1 17 DB7 1 18 DB8 1 19 DB9 1 20 DB10 1 21 DB11 1 22 DB12 1 23 DB13 1 24 DB16 1 25 DB15 1 26 DB16 1 27 DE17 1 28 262K/65K 1 4 ISerial clock for Touch panel controller/ 1 70uch Panel Left Signal in X Axis. 1 30 SK/X1 1 Serial clock for Touch panel controller/ 7uch Panel Left Signal in X Axis. 1 31 DO/X2 1 Data Output for Touch panel controller/ 7uch Panel Right Signal in X Axis. 1 1 33 TPCS/Y2 1<	9	/RD	Ι	80mode: /RD low active signal for TFT LCD controller.	
12 DB2 1 13 DB3 1 14 DB4 1 15 DB5 1 16 DB6 1 17 DB7 1 18 DB8 1 19 DB9 1 20 DB10 1 21 DB11 1 22 DB12 1 23 DB13 1 24 DB14 1 25 DB15 1 26 DB16 1 27 DB17 1 28 262K/65K 1 30 SK/X1 1 30 SK/X1 1 31 DO/X2 1 32 DI/Y1 1 33 TPCS/Y2 1 34 IRQ 1 35-37 VDD -	10	DB0			
13 DB3 1 14 DB4 1 15 DB5 1 16 DB6 1 17 DB7 1 18 DB8 1 19 DB9 1 20 DB10 1 21 DB11 1 22 DB12 1 23 DB13 1 24 DB14 1 25 DB15 1 26 DB16 1 27 DB17 1 28 262K/65K 1 130 SK/X1 1 30 SK/X1 1 31 DO/X2 1 32 DI/Y1 1 33 TPCS/Y2 1 34 IRQ 1 Interrupt for Touch panel controller/ Touch Panel Lower Signal in X Axis. 34 IRQ 1 Interrupt for Touch panel controller. 35-37 VDD - Power supply for the logic (3.3V).	11	DB1			
14 DB4 I 15 DB5 I 16 DB6 I 17 DB7 I 18 DB8 I 19 DB9 I 20 DB10 I 21 DB11 I 22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 29 DGND - 30 SK/X1 I 31 DO/X2 I 32 DI/Y1 I 33 TPCS/Y2 I 34 IRQ I 35-37 VDD -	12	DB2			
15 DB5 I 16 DB6 I 17 DB7 I 18 DB8 I 19 DB9 I 20 DB10 I 21 DB11 I 22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 1 Hi=262 K Color Mode; Lo: 65 K Color Mode. 29 DGND - 30 SK/X1 I 31 DO/X2 I 32 DI/Y1 I 33 TPCS/Y2 I 34 IRQ I 35-37 VDD -	13	DB3			
16 DB6 I 17 DB7 I 18 DB8 I 19 DB9 I 20 DB10 I 21 DB11 I 22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 18 Serial clock for Touch panel controller/ Touch Panel Left Signal in X Axis. I 30 SK/X1 I Serial clock for Touch panel controller/ Touch Panel Left Signal in X Axis. 31 DO/X2 I Data Output for Touch panel controller/ Touch Panel Right Signal in X Axis. 32 DI/Y1 I Data In for Touch panel controller/ Touch Panel Right Signal in X Axis. 33 TPCS/Y2 I Chip Select for Touch panel controller/ Touch Panel Lower Signal in X Axis. 34 IRQ I Interrupt for Touch panel controller. 35-3	14	DB4			
17 DB7 I 18 DB8 I 19 DB9 I 20 DB10 I 21 DB11 I 22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 29 DGND - 30 SK/X1 I 31 DO/X2 I 32 DI/Y1 I 33 TPCS/Y2 I 34 IRQ I 35-37 VDD - 80w Serial Lower Signal in X Axis.	15	DB5			
18DB8I19DB9I20DB10I21DB11I22DB12I23DB13I24DB14I25DB15I26DB16I27DB17I28262K/65KI29DGND-30SK/X1I31DO/X2I32DI/Y1I33TPCS/Y2I34IRQIIRQI35-37VDD-Power supply for the logic (3.3V)	16	DB6			
19 DB9 I 20 DB10 I 21 DB11 I 22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 40 Hi=262 K Color Mode; Lo: 65 K Color Mode. 29 DGND 30 SK/X1 I Serial clock for Touch panel controller/ Touch Panel Left Signal in X Axis. I 31 DO/X2 I Data Output for Touch panel controller/ Touch Panel Right Signal in X Axis. 32 DI/Y1 I Data In for Touch panel controller/ Touch Panel Upper Signal in Y Axis. 33 TPCS/Y2 I Chip Select for Touch panel controller/ Touch Panel Lower Signal in X Axis. 34 IRQ I Interrupt for Touch panel controller. 35-37 VDD - Power supply for the logic (3.3V).	17	DB7			
19 DB9 1 20 DB10 1 21 DB11 1 22 DB12 1 23 DB13 1 24 DB14 1 25 DB15 1 26 DB16 1 27 DB17 1 28 262K/65K 1 19 BOND - 30 SK/X1 1 30 SK/X1 1 Serial clock for Touch panel controller/ Touch Panel Left Signal in X Axis.	18	DB8		Data hua	
21 DB11 I 22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 29 DGND - 30 SK/X1 I 31 DO/X2 I Data Output for Touch panel controller/ Touch Panel Left Signal in X Axis. 32 DI/Y1 I Data Output for Touch panel controller/ Touch Panel Right Signal in X Axis. 33 TPCS/Y2 I Chip Select for Touch panel controller/ Touch Panel Lower Signal in X Axis. 34 IRQ I Interrupt for Touch panel controller. Touch Panel Lower Signal in X Axis. 34 IRQ I Interrupt for Touch panel controller. 35-37 VDD -	19	DB9		Data bus.	
21 DB11 I 22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 29 DGND - 30 SK/X1 I 31 DO/X2 I Data Output for Touch panel controller/ Touch Panel Left Signal in X Axis. 32 DI/Y1 I Data Output for Touch panel controller/ Touch Panel Right Signal in X Axis. 33 TPCS/Y2 I Chip Select for Touch panel controller/ Touch Panel Lower Signal in X Axis. 34 IRQ I Interrupt for Touch panel controller. Touch Panel Lower Signal in X Axis. 34 IRQ I Interrupt for Touch panel controller. 35-37 VDD -	20	DB10			
22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 30 SK/X1 I 30 SK/X1 I 31 DO/X2 I DI/Y1 I Data Output for Touch panel controller/ Touch Panel Left Signal in X Axis. 32 DI/Y1 I 33 TPCS/Y2 I 34 IRQ I 35-37 VDD -		DB11			
23DB13I24DB14I25DB15I26DB16I27DB17I28262K/65KI29DGND-30SK/X1I31DO/X2I32DI/Y1I33TPCS/Y2I34IRQIIRQIInterrupt for Touch panel controller/ Touch Panel Left Signal in X Axis.34IRQI35-37VDD-Power supply for the logic (3.3V).Power supply for the logic (3.3V).		DB12			
24DB14I25DB15I26DB16I27DB17I28262K/65KI29DGND-30SK/X1I31DO/X2I32DI/Y1I33TPCS/Y2I34IRQIIRQI35-37VDD-PointI		DB13			
25DB15I26DB16I27DB17I28262K/65KIHi=262 K Color Mode; Lo: 65 K Color Mode.29DGND-30SK/X1I31DO/X2I32DI/Y1I33TPCS/Y2I34IRQI35-37VDD-Power Supply for the logic (3.3V)		DB14			
26DB16I27DB17I28262K/65KIHi=262 K Color Mode; Lo: 65 K Color Mode.29DGND-GND30SK/X1ISerial clock for Touch panel controller/ Touch Panel Left Signal in X Axis.31DO/X2IData Output for Touch panel controller/ Touch Panel Right Signal in X Axis.32DI/Y1IData In for Touch panel controller/ Touch Panel Upper Signal in Y Axis.33TPCS/Y2IChip Select for Touch panel controller/ Touch Panel Lower Signal in X Axis.34IRQIInterrupt for Touch panel controller.35-37VDD-Power supply for the logic (3.3V).	-				
27DB17I28262K/65KIHi=262 K Color Mode; Lo: 65 K Color Mode.29DGND-GND30SK/X1ISerial clock for Touch panel controller/ Touch Panel Left Signal in X Axis.31DO/X2IData Output for Touch panel controller/ Touch Panel Right Signal in X Axis.32DI/Y1IData In for Touch panel controller/ Touch Panel Upper Signal in Y Axis.33TPCS/Y2IChip Select for Touch panel controller/ Touch Panel Lower Signal in X Axis.34IRQIInterrupt for Touch panel controller.35-37VDD-Power supply for the logic (3.3V).					
28262K/65KIHi=262 K Color Mode; Lo: 65 K Color Mode.29DGND-GND30SK/X1ISerial clock for Touch panel controller/ Touch Panel Left Signal in X Axis.31DO/X2IData Output for Touch panel controller/ Touch Panel Right Signal in X Axis.32DI/Y1IData In for Touch panel controller/ Touch Panel Upper Signal in Y Axis.33TPCS/Y2IChip Select for Touch panel controller/ Touch Panel Lower Signal in X Axis.34IRQIInterrupt for Touch panel controller.35-37VDD-Power supply for the logic (3.3V).					
29DGND-GND30SK/X1ISerial clock for Touch panel controller/ Touch Panel Left Signal in X Axis.31DO/X2IData Output for Touch panel controller/ Touch Panel Right Signal in X Axis.32DI/Y1IData In for Touch panel controller/ Touch Panel Upper Signal in Y Axis.33TPCS/Y2IChip Select for Touch panel controller/ Touch Panel Lower Signal in X Axis.34IRQIInterrupt for Touch panel controller.35-37VDD-Power supply for the logic (3.3V).				Hi=262 K Color Mode; Lo: 65 K Color Mode.	
30SK/X1ISerial clock for Touch panel controller/ Touch Panel Left Signal in X Axis.31DO/X2IData Output for Touch panel controller/ Touch Panel Right Signal in X Axis.32DI/Y1IData In for Touch panel controller/ Touch Panel Upper Signal in Y Axis.33TPCS/Y2IChip Select for Touch panel controller/ Touch Panel Lower Signal in X Axis.34IRQIInterrupt for Touch panel controller.35-37VDD-Power supply for the logic (3.3V).			-		
31DO/X2IData Output for Touch panel controller/ Touch Panel Right Signal in X Axis.32DI/Y1IData In for Touch panel controller/ Touch Panel Upper Signal in Y Axis.33TPCS/Y2IChip Select for Touch panel controller/ Touch Panel Lower Signal in X Axis.34IRQIInterrupt for Touch panel controller.35-37VDD-Power supply for the logic (3.3V).			I		
32DI/Y1IData In for Touch panel controller/ Touch Panel Upper Signal in Y Axis.33TPCS/Y2IChip Select for Touch panel controller/ Touch Panel Lower Signal in X Axis.34IRQIInterrupt for Touch panel controller.35-37VDD-Power supply for the logic (3.3V).	31	DO/X2	I	Data Output for Touch panel controller/	
33TPCS/Y2IChip Select for Touch panel controller/ Touch Panel Lower Signal in X Axis.34IRQIInterrupt for Touch panel controller.35-37VDD-Power supply for the logic (3.3V).	32	DI/Y1	I	Data In for Touch panel controller/	
34IRQIInterrupt for Touch panel controller.35-37VDD-Power supply for the logic (3.3V).	33	TPCS/Y2	I	Chip Select for Touch panel controller/	
	34	IRQ			
	35-37	VDD	-	Power supply for the logic (3.3V).	
	38-40	DGND	-		

29~34 : SK, DO, DI, CS, IRQ for Touch Panel controller TSC2046/

X1, X2, Y1, Y2 for Touch Panel (without TSC2046)


The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

6 BLOCK DIAGRAM




The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

7 Interface Protocol




7.1 18Bit-80/68-Write to Command Register

7.2 18Bit-80/68-Write to Display RAM




The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY




7.3 16Bit-80/68- Write to Command Register

7.4 16Bit-80/68-Write to Display RAM




The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

7.5 9Bit-80/68- Write to Command Register




7.6 9Bit-80/68-Write to Display RAM




The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

7.7 8Bit-80/68- Write to Command Register



7.8 8Bit-80/68-Write to Display RAM



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

7.9 Data transfer order Setting

7.9.1 18 bit interface 262K color only (Pin12 65K/262K =High)

DB	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R5	R4	R3	R2			G5	G4	G3	G2	G1	G 0	B5	B 4	B 3	B 2	B 1	B 0

7.9.2 16 bit interface 65K color (Pin12 65K/262K =Low)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R4	R3		R1		G5	G 4	G3	G2	G1	G0	B4	B3	B2	B1	B 0

7.9.3 16 bit interface 262K color (Pin12 65K/262K =High)

											<u> </u>	1 - C				
DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 st data	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	Х	Х	Х	R 5	R4
2 nd data	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0					B1	B0

7.9.4 9 bit interface 262K color only (Pin12 65K/262K =High)

												<u> </u>				
DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 st data	Χ	Χ	Χ	Х	Χ	Χ	Χ	R5	R4	R3	R2	R1	R0	G5	G4	G3
2 nd data	Х	Х	Х	Х	Х	Х	Х	G2	G1	G0						

7.9.5 8 bit interface 65K color (Pin12 65K/262K =Low)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 st data	Χ	Χ	Х	Х	Х	Χ	Χ	Χ	R4		<u>R2</u>	R1	<u>R0</u>	G5	G4	<u>G3</u>
2 nd data	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	G2	<u>G1</u>	<u>G0</u>					

7.9.6 8 bit interface 262K color (Pin12 65K/262K =High)

						- (-										
DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 st data	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ							R5	R4
2 nd data	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	R3		<u>R1</u>	RO	G5	G4	G3	G2
3 rd data	Х	Χ	Χ	Χ	Х	Х	Х	Х	G1	G 0						

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

8 Register Depiction

D															
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark					
00	00		1	MSB of	X-axis	start r	ositior	1	1						
Description	set the ho	orizonta													
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark					
01	00			LSB of	X-axis	start p	osition								
Description	set the ho	orizonta	ls star	t positio	on of di	isplay a	active r	egion							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark					
02	01			MSB o	f X-axis	s end p	osition								
Description	set the ho	orizonta	ls end	positio	n of di	splay a	ctive re	egion							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark					
03	3F			LSB of	[:] X-axis	end p	osition								
Description	set the ho	t the horizontals end position of display active region													
Register Address (Hex)	Default (Hex)	fault (ex)DB7DB6DB5DB4DB3DB2DB1DB0Remark00MSB of Y-axis start position													
04	00		ſ	MSB of	Y-axis	start p	ositior	Ì							
Description	set the ve	ertical s	tart pos	sition o	f displa	ay activ	e regio	on							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark					
05	00			LSB of	Y-axis	start p	osition								
Description	Set the ve	ertical s	start po	sition o	of displa	ay activ	ve regi	on							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark					
06	00			MSB o	f Y-axis	s end p	osition								
Description	set the ve	ertical e	nd pos	ition of	displa	y activ	e regio	n							
Register Address (Hex)	Default (Hex)	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark													
07	EF			LSB of											
Description	Set the ve	ertical e	end pos	sition o	f displa	iy activ	e regio	n							

To simplify the address control of display RAM access, the window area address function allows for writing data only within a window area of display RAM specified by registers REG[00]~REG[07].

After writing data to the display RAM, the Address counter will be increased within

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

setting window address-range which is specified by


MIN X address (REG[0] & REG[1])

MAX X address (REG[2] & REG[3])

MIN Y address (REG[4] & REG[5])

MAX Y address (REG[6] & REG[7])

Therefore, data can be written consecutively without thinking the data address.



Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
08	01	Х	Х	Х	Х	Х	Х	_Panel H_Byt	IXSize te[1:0]					
Description	Set the p	anel X												
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
09	40		PanelXSize L_Byte[7:0]											
Description	Set the p	anel X	size											

The register REG[08] and REG[09] is use to calculate the RAM address. If you want to use the TFT as Landscape mode (320x240), the REG[08] & RGE[09 must set to 320. If you want to use the TFT as Portrait mode (240x320), the REG[08] & RGE[09] must set to 240.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0A	00	Х	Х	Х	Х	Х	memo	:16] bit ory write address	e start	
Description	Memory	write st	art add	dress						
Register Address (Hex)	Default (Hex)	fault (ex) DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0								
0B	00		[15:8]	bits of	memo	ry write	start a	ddress		
Description	Memory	write st	art add	dress						
Register Address (Hex)	Default (Hex)	write start addressDB7DB6DB5DB4DB3DB2DB1DB0								Remark
0C	00		[7:0]	bits of	memor	y write s	start ad	Idress		
Description	Memory	write st	art add	dress						

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x10	0x0D	Bit_SWAP	OUT_TEST	BUS	_SEL	Blanking	P/S_SEL	CLK	_SEL	
Description	"0x10_C are for se 00 : 20M "0x10_p These bi 0 : serial "0x10_b 0 : OFF "0x10_b 00=R, 0 "0x10_o 0 : norm When se 2c[6:0])	$L_sel[1:0]$ $L_sel[2:0]$ $L_sel[2:0]$ $L_sare for Panel 1: L_sare for Panel 1: L_sare for \ L_sare for L_sare for \ L_sare for L_sare for \ L_sare$	D]'': The T $TT panel of the theorem is the theo$	FT con dot cloo Mhz contro output t nel normal y for se t est (don Rout=(troller ck frequ ller sup iming. operation rial Par 't use f	built-in 4 uency. port para on) nel	40Mhz F allel and	serial l	ck. The	iterface.
			g is suitat		AM320	240N1.	Don't ne	eed to	modify	it.

	art withou	t the ph			Sent U			ISF LP	1						
Register	Defee 14														
Address	Default	DB7	DB	6 I	B5	DB4	Dł	B3	DB2	DB1	DB0	Remark			
(Hex)	(Hex)	-				-			-	-	-				
0x11	00	Х	X		I	EVEN				_ODD					
UATI	" Even lir				+		2000		ata hur		ofnor	പില			
Description	panel 000: RGE 001: RBC 010: GRE 011: GBF 100: BRC 101: BGF Others: r	3 3 3 3 3 3 3 3 3 3 3 3				seque					or par				
	Odd line 000: RGB 001: RBC 010: GRB 011: GBF 100: BRC 101: BGI Others: r Must Set	3 3 3 3 3 3 7 eserveo	ł			quenc	ce								
Register	Default														
Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB	3	DB2	DB1	DB0	Re	mark			
0x12	00					I	Isyn	c_stH	_Byte	3:0]					
Description	Hsync sta	or TFT output timing adjust: Isync start position H-Byte he default setting is suitable for AM320240N1. Don't need to modify it.													
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4			DB2	DB1	DB0	Re	mark			
0x13	00				/nc_st	L_Byt	te[7:	:0]							
	For TFT	•	•	-											
Description	Hsync sta The defa	•			for A	M3202	240	N1. D	on't ne	ed to i	modifv	it.			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4			DB2	DB1	DB0		mark			
0x14	00					Н	sync	c_pwH	I_Byte	[3:0]					
Description	For TFT Hsync pu	Ilse wid	th H-B	yte	for A		V				modifi	;4			
ļ	The defa	un setti	ng is s	uitable	IUI A	vi3202	240	IN I. D	υπτηε		noulty	IL.			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4			DB2	DB1	DB0	Re	mark			
0x15	10				nc_pw	/L_By	te[7	7:0]							
Description	For TFT Hsync pu The defa	ılse wid	th L-By	yte	for A	M3202	240	N1. D	on't ne	ed to i	modify	it.			

	bart without		or write		Sent Of						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x16	00					На	ct_stH_	Byte[3	3:0]		
Description	For TFT of DE pulse The defai	start p	osition	H-Byte					-	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x17	38			Ha	ct_stL_	_Byte[7	:0]				
Description	DE pulse	For TFT output timing adjust: DE pulse start position L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x18	01					Hac	t_pwH	_Byte[3:0]		
Description	DE pulse	For TFT output timing adjust: DE pulse width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x19	40			Hac	t_pwL	_Byte[7:0]				
Description	For TFT of DE pulse The defai	width I	L-Byte	•	for AN	32024	0N1. D	on't ne	ed to n	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1A	01					Ht	otalH_	Byte[3]	:0]		
Description	For TFT of Hsync tot The defa	al cloc	ks H-B	yte	for AN			• -		nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1B	B8				totalL_	Byte[7:	0]				
Description	For TFT of Hsync tot The defai	al cloc	ks H-B	yte	for AN	32024	0N1. D	on't ne	ed to n	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1C	00					Vsy	nc_stH	_Byte[3:0]		
Description	For TFT of Vsync sta The defa	art posi	tion H-	Byte	for AN	32024	0N1. D	on't ne	ed to n	nodify it.	

<u>to un j unito p</u>	art without	, the ph	OI WIII		Sent OI			11				
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x1D	00			Vsv	nc stI	_Byte['	7:01		1			
Description	For TFT of Vsync sta The defau	art posi	tion L-E	adjust: 3yte		•		on't ne	ed to n	nodify it.		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x1E	00	00 Vsync_pwH_Byte[3:0]										
Description	Vsync pu	For TFT output timing adjust: Vsync pulse width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x1F	08			Vsyı	nc_pwI	Byte	[7:0]					
Description	Vsync pu	For TFT output timing adjust: /sync pulse width L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x20	00					Va	ct_stH_	Byte[3	:0]			
Description	For TFT of Vertical D The defau)E puls	e start	positio			0N1. D	on't ne	ed to n	nodify it.		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x21	12			Va	ct_stL_	Byte[7	:0]					
Description	For TFT of Vertical D The defau	E puls	e start	positio			0N1. D	on't ne	ed to n	nodify it.		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x22	00					Vac	t_pwH	_Byte[3:0]			
Description	For TFT of Vertical A The defau	ctive w	/idth H	-Byte	for AN		•			nodify it.		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x23	F0				t_pwL	_Byte[7	7:0]					
Description	For TFT of Vertical A The defau	ctive w	/idth H	-Byte	for AN	32024	0N1. D	on't ne	ed to n	nodify it.		

<u> </u>					sent or					
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x24	01					Vt	otalH_	Byte[3:	01	
Description	For TFT Vertical to The defa	otal wic	Ith H-B	yte	for AM			• -		odify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x25	09			V	totalL_	Byte[7:	0]			
Description	For TFT Vertical to The defa	otal wic	th L-B	yte	for AM	132024	0N1. D	on't ne	ed to m	odify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
26	00	Х	X X X X X X [17:16] bits of memory read start address							
Description	Memory	read sta	art a <mark>dd</mark>	ress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
27	00		[15:8]	bits of	memo	ry write	start a	ddress	6	
Description	Memory	read sta	art add	ress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
28	00				memor	y write	start a	ddress		
Description	Memory	read sta	art add	ress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
29	00			E] Reve					
Description	[0] Load effect	loutput	timing	relate	d settin	ig (H sy	/nc., V	sync. a	and DE)	to take
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2A	00	Х			TestPa	tternRo	ut[6:0]			
Description	When " R The Rout	-	-	-	-		l;			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2B	00	X			TestPa	tternGo	ut[6:0]			
Description	When " R The Gout	-			-		l;			

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x2C	00	Х		TestPatternBout[6:0]							
Description		When " REG[0x10]_out_test[6]" : Self test =1 ; The Bout data equal to TestPatternBout[6:0]									

If you set the " $REG[0x10]_out_test[6]$ " : Self test =1, the TFT controller will skip the connect of the display RAM. The Output port will send the REG[2A], REG[2B], REG[2C] data.

REG[2A]=0x3F
REG[2B]=0x00
REG[2C]=0x00

REG[2A]=0x00	
REG[2B]=0x3F	
REG[2C]=0x00	

REG[2A]=0x00 REG[2B]=0x00 REG[2C]=0x3F

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2		DB1	DB0	Remark
0x2D	00	X	Х	Х	Х	[3]	Rising/fa edge[2	-	_	tate :0]	
Description	0: TFT P <u>1: TFT P</u> Rising/fa 0: The R	OWEF OWEF Iling ec GB out	Circui circui circui lge[2] : put dat	t OFF <u>t ON</u> a are o	n the F	Rising	T Power (edge of the edge of the	DCL	Κ.	trol	
	_rotate [1:0]: 00 : rotate 0 degree 01 : rotate90 degree 10 : rotate 270 degree 11 : rotate 180 degree										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DE	33 DB2	DB1	DB) F	Remark
30	00	X	X	X	X	X		_H byt Offset[
Description	Set the H	Iorizon	ital offs	et							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DE	33 DB2	DB1	DB) F	Remark
31	00				byte]	H-Offs	et[7:0]				
Description	Set the H	lorizon	ital offs	et							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DE	33 DB2	DB1	DB		Remark
32	00	X	X	X	X	X		_H byt Offset[:			
Description	Set the \	/ertical	offset								

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
33	00			_L	byte V-	Offset[7	[0:]				
Description	Set the V	'ertical	ical offset								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
34	00		[7:4] ReservedH byte H-def[3:0]								
Description	[3:0] MS	SB of in	of image horizontal physical resolution in memory								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
35	40			_]	L byte I	H-def[7:0	D]				
Description	[7:0] LSE	of ima	ge hor	izontal	physic	al resolu	ution in	memo	ry		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
36	01		[7:4] Rese	rved		_H by	rte V-de	ef[3:0]		
Description	[3:0] MS	B of in	nage ve	ertical p	ohysica	I resolut	tion in r	nemor	у		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
37	E0			_]	L byte V	V-def[7:0)]				
Description	[7:0] LSB	of ima	ge ver	tical ph	ysical ı	resolutio	n in me	emory			

The total RAM size is 640x240x18bit. The user can arrange the Horizontal ram size by REG[34],REG[35] and the Vertical ram size by REG[36],REG[37].

EX: 320x480x18bit REG[34]=0x01 , REG[35]=0x40 , REG[36]=0x01 , REG[37]=0xE0 EX: 640x240x18bit. REG[34]=0x02 , REG[35]=0x80 , REG[36]=0x00 , REG[37]=0xF0

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

9 Application Note:

```
void main(void)
{
    Initial_AMP506();
    Full_386SCR(0xf800);
    Full_386SCR(0x07e0);
    Full_386SCR(0x001f);
```

}

void AMP506_80Mode_Command_SendAddress(BYTE Addr)

```
{
```

SET_nRD;	// /RD=1
CLR_RS;	// RS=0
CLR_CS1;	// /CS=0
CLR_nWRL;	// /WR=0
DB16OUT(Addr);	// Data Bus OUT
SET_nWRL;	///WR=1 /
SET_RS;	// RS=1
SET_CS1;	// CS=1
}	

void AMP506_80Mode_Command_SendData(BYTE Data)

```
{
```

```
SET_nRD;
SET_RS;
CLR_CS1;
CLR_nWRL;
DB16OUT(Data);
SET_nWRL;
SET_RS;
SET_CS1;
```

```
}
```

void AMP506_Command_Write(uint8 CMD_Address,uint8 CMD_Value)

{

```
AMP506_80Mode_Command_SendAddress(CMD_Address);
```

```
AMP506_80Mode_Command_SendData(CMD_Value);
```

}

{

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

void AMP506_80Mode_16Bit_Memory_SendData(uint16 Dat16bit)

SET_nRD;	
SET_RS;	
CLR_CS1;	
CLR_nWRL;	
DB16OUT(Dat16bit>>8);	
SET_nWRL;	// Low to High Latch Data to AMP506 Buffer
SET_CS1;	
SET_nRD;	
SET_RS;	
CLR_CS1;	
CLR_nWRL;	
DB16OUT(Dat16bit);	
SET_nWRL;	// Low to High Latch Data to AMP506 Buffer
SET_CS1;	

}

void Initial_AMP506(void)	
{	
AMP506_Command_Write(0x40,0x12);	/*[7:6] Reserved
	[5] PLL control pins to select out frequency range
	0: 20MHz ~ 100MHz 1: 100MHz ~ 300MHz
	[4] Reserved [3] Reserved
	[2:1] Output Driving Capability
	00: 4mA 01: 8mA 10: 12mA 11: 16mA
	[0] Output slew rate
	0: Fast 1: Slow
	*/
AMP506_Command_Write(0x41,0x01);	//Set PLL=40Mhz * (0x42) / (0x41)
AMP506_Command_Write(0x42,0x01);	//0x41 [7:6] Reserved [5:0] PLL Programmable pre-divider,
	6bit(1~63)
	//0x42 [7:6] Reserved [5:0] PLL Programmable loop
	divider, 6bit(1~63)
AMP506_Command_Write(0x00,0x00);	// MSB of horizontal start coordinate value
AMP506_Command_Write(0x01,0x00);	// LSB of horizontal start coordinate value

AMI 500_Command_	Write(0x02,0x01)	; // MSB o	of horizon	tal end coor	dinate value	
AMP506_Command_	Write(0x03,0x3F)	; // LSB o	f horizont	al end coor	dinate value	
AMP506_	_Command_Write	(0x04,0x00);	// MSI	B of vertical	l start coordin	ate value
AMP506_	_Command_Write	(0x05,0x00);	// LSE	3 of vertical	start coordina	ate value
AMP506_	_Command_Write	(0x06,0x01);	// MSI	B of vertical	l end coordina	ate value
AMP506_	_Command_Write	(0x07,0x3F);	// LSE	3 of vertical	end coordina	te value
AMP506_	_Command_Write	(0x08,0x01);	// MSB of	f input imag	e horizontal r	resolution
AMP506_	_Command_Write	(0x09,0x40);	// LSB of	input image	e horizontal re	esolution
AMP506_	_Command_Write	(0x0a,0x00);	//[17:16]	bits of mem	ory write star	t address
AMP506_	_Command_Write	(0x0b,0x00);	//[15:8] bi	its of memo	ry write start	address
AMP506_	_Command_Write	(0x0c,0x00);	//[7:0] bit	s of memory	y write start a	ddress
MP506_Command_	Write(Ov 10 Ov OD))• /*[7] Outpu	ut data bit	e ewan (): Normal 1:S	wan
IVII 500_Command_				-	disable 1: ena	1
				lata out bus		
						thers are set to zero
						thers are set to zero
						thers are set to zero
		11: reserv			, , ,	
		[3] Outpu	ıt data blaı	nking		
		0: set out	put data to	0 1: No	ormal display	7
		[2] Parallel	or serial n	node selection	on	
		0: serial d	lata out	1: pa	rallel data ou	ıtput
		[1:0] Outpu	t clock sel	lection		
		00: system o	clock divid	ded by 2		
		01: system	<mark>clock div</mark> i	ided by 4		
		10: system c	clock divid	ded by 8		
		11: reserved	*/			
AMP506_	Command_Write(0x11,0x05);				
/*[7] Reserved	l					
[6:4] Even 1	ine of serial panel	data out seque	ence or dat	ta bus order	of parallel pa	inel
			1: GBR	100. DDC	101: BGR	Others: reserved
000: RGB	001: RBG 01	0: GRB 01	I. UDK	100: BRG	101. DUK	Oulers. leserved

*/

AMP506_Command_Write(0x12,0x00);// [3:0] MSB of output H sync. pulse start positionAMP506_Command_Write(0x13,0x00);//[7:0] LSB of output H sync. pulse start position

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

AMP506_Command_Write(0x14,0x00);	// [3:0] MSB of output H sync. pulse width
AMP506_Command_Write(0x15,0x10);	//[7:0] LSB of output H sync. pulse width
AMP506_Command_Write(0x16,0x00);	//[3:0] MSB of output DE horizontal start position
AMP506_Command_Write(0x17,0x38);	//[7:0] LSB of output DE horizontal start position

AMP506_Command_Write(0x19,0x40); AMP506_Command_Write(0x1a,0x01); AMP506_Command_Write(0x1b,0xb8); AMP506_Command_Write(0x1c,0x00); AMP506_Command_Write(0x1d,0x00); AMP506_Command_Write(0x1e,0x00); AMP506_Command_Write(0x1f,0x08); AMP506_Command_Write(0x20,0x00); AMP506_Command_Write(0x21,0x12); AMP506_Command_Write(0x22,0x00); AMP506_Command_Write(0x23,0xf0); AMP506_Command_Write(0x24,0x01); AMP506_Command_Write(0x25,0x09); AMP506_Command_Write(0x26,0x00); AMP506_Command_Write(0x27,0x00); AMP506_Command_Write(0x28,0x00); AMP506_Command_Write(0x29,0x01);

AMP506_Command_Write(0x18,0x01); //[3:0] MSB of output DE horizontal active region in pixel //[7:0] LSB of output DE horizontal active region in pixel //[7:4] Reserved [3:0] MSB of output H total in pixel //[7:0] LSB of output H total in pixel //[3:0] MSB of output V sync. pulse start position //[7:0] of output V sync. pulse start position //[7:4] Reserved [3:0] MSB of output V sync. pulse width //[7:0] LSB of output V sync. pulse width // [3:0] MSB of output DE vertical start position //[7:0] LSB of output DE vertical start position // [3:0] MSB of output DE vertical active region in line //[7:0] LSB of output DE vertical active region in line //[7:4] Reversed [3:0] MSB of output V total in line //[7:0] LSB of output V total in line // [17:16] bits of memory read start address //[7:0] [15:8] bits of memory read start address //[7:0] [7:0] bits of memory read start address

//[7:1] Reversed [0] Load output timing related setting (H sync., V sync. and DE) to take effect

AMP506_Command_Write(0x2d,0x08);	/* [7:4] Reserved
	[3] Output pin X_DCON level control
	[2] Output clock inversion 0: Normal 1: Inverse
	[1:0] Image rotate
	00: 0° 01: 90° 10: 270° 11: 180°
	*/
AMP506_Command_Write(0x30,0x00);	//[7:4] Reserved [3:0] MSB of image horizontal shift value
AMP506_Command_Write(0x31,0x00);	//[7:0] LSB of image horizontal shift value
AMP506_Command_Write(0x32,0x00);	//[7:4] Reserved [3:0] MSB of image vertical shift value
AMP506_Command_Write(0x33,0x00);	//[7:0] LSB of image vertical shift value

AMP506_Command_Write(0x34,0x01);

// [3:0] MSB of image horizontal physical Resolution in memory

AMP506 Command Write(0x35,0x40);

//[7:0] LSB of image horizontal physical resolution in memory

AMP506_Command_Write(0x36,0x01);

//[7:4] Reserved [3:0] MSB of image vertical physical resolution in memory

```
The contents of this document are confidential and must not be disclosed wholly or in part
to any third part without the prior written consent of AMP DISPLAY
```

AMP506_Command_Write(0x37,0xe0); //[7:0] LSB of image vertical physical resolution in memory } void AMP506_WindowSet(uint16 S_X,uint16 S_Y,uint16 E_X,uint16 E_Y) { AMP506_80Mode_Command_SendAddress(0x00); AMP506_80Mode_Command_SendData((S_X)>>8); AMP506_80Mode_Command_SendData(S_X); AMP506_80Mode_Command_SendData((E_X-1)>>8); AMP506_80Mode_Command_SendData(E_X-1); AMP506_80Mode_Command_SendData(S_Y>>8); AMP506_80Mode_Command_SendData(S_Y); AMP506_80Mode_Command_SendData((E_Y-1)>>8); AMP506_80Mode_Command_SendData(E_Y-1); void Full_386SCR(uint16 Dat16bit) int32 k,l; AMP506_WindowSet(0,0,Resolution_X,Resolution_Y); AMP506_80Mode_Command_SendAddress(0xc1); //_DisplayRAM_WriteEnable_ for(k=0;k<240*2;k++) {

```
for(l=0;l<320;l++)
 {
```

AMP506_80Mode_16Bit_Memory_SendData(Dat16bit);

```
}
```

}

}

{

AMP506_80Mode_Command_SendAddress(0x80); // DisplayRAM_WriteDisable _

}

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

The TFT LCD controller default value is for AM320240N1 already. So we can start to write our data in a few steps:

Target: To write a 640x240 data to Display RAM and scroll the display data by change the Horizontal offset register.


9.1 Step 1: Make sure the interface Protocol.


9.2 Step 2: Define the Horizontal ram seize = 640 and Vertical ram size =240
640x240x18bit. REG[34]=0x02 , REG[35]=0x80 , REG[36]=0x00 , REG[37]=0xF0
9.3 Step 3: Define the Panel X Size = 320

REG[8]=0x01, REG[9]=0x40

9.4 Step4: Define the Write window. Start=(0,0) End=(619,239)

REG[0]=0x00, REG[1]=0x00, REG[2]=0x02, REG[3]=0x6B, // Start X, End X REG[4]=0x00, REG[5]=0x00, REG[6]=0x00, REG[7]=0xEF, // Star Y, End Y







9.6 Step6: The display will show the following image.



9.7 Step7: Change the Horizontal offset to switch or scroll the display data.

Set the Horizontal offset = 160 , REG[30]=00 REG[31]=A0 . You will see



9.8 Step8: Change the Horizontal offset to switch or scroll the display data.

Set the Horizontal offset = 320 , REG[30]=01 REG[31]=40 . You will see



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

DISPLAYED COLOR AND INPUT DATA

	Color & Gray								D	ATA S	SIGNA	L							
	Scale	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(61)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	:	11	1.1	1	1	1	:	1	1	11	1	:	:	:	11	:	11	1.1	1.1
Neu	Red(31)	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	:	11		1	1	1	1	1	1	100	1	1	1	1	11	1	11	11	1.1
	Red(1)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(61)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green	:	1					:		:	1	1	1	:	1	1	:	1.1	1	1.1
oreen	Green(31)	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	1	:	1.1	1	1
	Green(1)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Blue	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:		:	:	:	1	:	:	:	:	:	:	1	1	:
Diuc	Blue(31)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
	:	1	1	. :	. :		:	. :	. :	1	:	:	:	:	:	:	:	:	:
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

10 QUALITY AND RELIABILITY

10.1 TEST CONDITIONS

Tests should be conducted under the following conditions : Ambient temperature : $25 \pm 5^{\circ}C$ Humidity : $60 \pm 25\%$ RH.

10.2 SAMPLING PLAN


Sampling method shall be in accordance with MIL-STD-105E , level II, normal single sampling plan .

10.3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

10.4 APPEARANCE

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under flourescent light. The inspection area of LCD panel shall be within the range of following limits.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

10.5 INSPECTION QUALITY CRITERIA

No.	ltem	Criterior	Defect type	
1	Non display	No non display is allowed	Major	
2	Irregular operation	No irregular operation is a	Major	
3	Short	No short are allowed		Major
4	Open	Any segments or common are rejectable.	on patterns that don't activ	/ate Major
5	Black/White spot (I)	Size D (mm) $D \le 0.15$ $0.15 < D \le 0.20$ $0.20 < D \le 0.30$ $0.30 < D$	Minor	
6	Black/White line (I)	Length(mm) 10 < L	er Minor	
7	Black/White sport (II)	Size D (mm) $D \le 0.30$ $0.30 < D \le 0.50$ $0.50 < D \le 1.20$ $1.20 < D$	Minor	
8	Black/White line (II)	Length (mm)Width (mm) $20 < L$ $0.05 < W \le 10 < L \le 20$ $10 < L \le 20$ $0.07 < W \le 5.0 < L \le 10$ $5.0 < L \le 10$ $0.09 < W \le L \le 5.0$ $0.10 < W \le 5.0$	er Minor	
9	Back Light	1. No Lighting is rejectabl 2. Flickering and abnorm	Major	
10	Display pattern	$\frac{A+B}{2} \le 0.30$ 0 < C Note: 1. Acceptable up to 3 2. NG if there're to two	Minor	

	any unit part wi	thout the prior w								
	Blemish & Foreign matters	Size D (r	nm)	Ac	ceptable number					
11	Size:	D <u><</u> 0.15	5		Ignore	Minor				
		0.15 < D <u><</u> 0.20 0.20 < D <u><</u> 0.30			3 2					
	$D = \frac{A+B}{2}$	0.30 < D	,		0					
		Width (mm)	Length	(mm)	Acceptable number					
	Scratch on Polarizer	W <u><</u> 0.03 Igno			Ignore					
12		0.03 <w<u><0.05</w<u>	L <u><</u> 2 L > 2	2.0 Ignore		Minor				
12	A	0.05 <w<u><0.08</w<u>	L > 1		1	Winter				
	B	0.00.11/	L <u><</u> 1		Ignore					
		0.08 <w Note(1) Regard</w 	Note as a blemis		Note(1)					
		Note(1) Regula								
		Size D (r	nm)	٨٥	ceptable number					
10	Bubble in	D ≤ 0.20		AU	Ignore	Minor				
13	polarizer	0.20 < D < 0.50)		3	Minor				
		0.50 < D <u><</u> 0.80 0.80 < D)		2					
		0.00 < D			0					
	Stains on	Stains that as	anot ho rou	moved e	ven when wiped lightly					
14					g too are rejectable.	Minor				
	surface									
15	Rust in Bezel	Rust which is	Minor							
	Defect of land surface									
16	contact (poor	Evident crevic	Minor							
	soldering)									
4-	Parts	1. Failure to m				Major				
17	mounting	2. Parts not in 3. Polarity, for	Major Major							
			Major Minor							
18	Parts	outline.	1. LSI, IC lead width is more than 50% beyond pad outline.			-				
10	alignment	2. Chip compo	Minor							
		1. 0.45< φ	the leads is off the pad outline.							
	Conductive	2. 0.30< <i>φ</i> <u><</u> 0.4	,N≧1 I5 .N≥1			Major Minor				
19	foreign matter (Solder ball,	φ :Average								
	Solder chips)	3. 0.50 <l< td=""><td>Minor</td></l<>	Minor							
					nip (unit: mm) n burnout, the pattern is					
					re for repair; 2 or more	Minor				
20	Faulty PCB correction	places are								
	concotion	2. Short circuit been perfo	Minor							

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AAMP DISPLAY

	ė	÷					
		The TFT The acce					
21	Defect Dot	Bright dot	Dark dot	Total dot	Distance between Dark dark		Minor
		2	3	4	$L \ge 5 \text{ mm}$		

11 Reliability test items :

Test Item	Test Conditions	Note
High Temperature Operation	70±3°C , t=96 hrs	
Low Temperature Operation	-20±3°C , t=96 hrs	
High Temperature Storage	80±3°C , t=96 hrs	1,2
Low Temperature Storage	-30±3°C , t=96 hrs	1,2
Humidity Test	40°C , Humidity 90%, 96 hrs	1,2
Thermal Shock Test	-30°C ~ 25°C ~ 80°C 30 min. 5 min. 30 min. (1 cycle) Total 5 cycle	1,2
Vibration Test (Packing)	Sweep frequency : 10~55~10 Hz/1min Amplitude : 0.75mm Test direction : X.Y.Z/3 axis Duration : 30min/each axis	2
Static Electricity	150pF 330 ohm ±8kV, 10times air discharge 150pF 330 ohm ±4kV, 10times contact discharge	

Note 1 : Condensation of water is not permitted on the module.

Note 2 : The module should be inspected after 1 hour storage in normal conditions

(15-35°C, 45-65%RH).

Definitions of life end point :

- Current drain should be smaller than the specific value.
- Function of the module should be maintained.
- Appearance and display quality should not have degraded noticeably.
- Contrast ratio should be greater than 50% of the initial value.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

12 USE PRECAUTIONS

12.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

12.2 Installing precautions

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. $1M\Omega$ and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

12.3 Storage precautions

- Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AAMP DISPLAY

3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

12.4 Operating precautions

- Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

12.5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

13 OUTLINE DIMENSION

13.1 OUTLINE DIMENSION

