

AMP DISPLAY INC.

SPECIFICATIONS

3.5-in COLOR TFT MODULE W/ TOUCH

CUSTOMER:	
CUSTOMER PART NO.	
AMP DISPLAY PART NO.	AM320240L8TNQW-TB4H
APPROVED BY:	
DATE:	



APPROVED FOR SPECIFICATIONS

APPROVED FOR SPECIFICATION AND PROTOTYPES

AMP DISPLAY INC

9856 SIXTH STREET RANCHO CUCAMONGA CA 91730 TEL: 909-980-13410 FAX: 909-980-1419 WWW.AMPDISPLAY.COM

The contents of this document are confidential and must not be disclosed wholly <u>or in part to any third part without the prior written consent of AMP DISPLAY</u>

RECORD OF REVISION

Revision Date	Page	Contents	Editor
2007/12/28		New Release	Edward
		(8 bit 80 interface + TP + TP controller)	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

1 Features

3.5 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) module. This module is composed of a 3.5" TFT-LCD panel, LCD controller and power driver circuit, Touch Panel, Touch Panel controller and backlight unit.

- 1.1 TFT Panel Feature :
 - (1) Construction: 3.5" a-Si color TFT-LCD, White LED Backlight and PCB.
 - (2) Resolution (pixel): 320(R.G.B) X240
 - (3) Number of the Colors : 262K colors (R , G , B 6 bit digital each)
 - (4) LCD type : Transmissive Color TFT LCD (normally White)
 - (5) Interface: 40 pin pitch 0.5 FFC
 - (6) Power Supply Voltage: 3.3V single power input. Built-in power supply circuit.
- 1.2 LCD Controller Feature:
 - (1) MCU interface: 8 bit 80 series MCU interface.
 - (2) Display RAM size: 640x240x3x6 bits. Ex: 320x240 two frame buffer with 262K colors.
 - (3) Arbitrary display memory starts position selection.
 - (4) 16 bit interface support 65K (R5 G6 B5) Color.

2 Physical specifications

Item	Specifications	Unit
Display resolution(dot)	960 (W) x 240(H)	dot
Active area	70.08(W) x 52.56(H)	mm
Screen size	3.5(Diagonal)	mm
Pixel size	73 (W) x 219 (H)	um
Color configuration	R.G.B stripe	
Overall dimension	77.8(W)x64(H) x 6.5(D)	mm
Weight	T.B.D	g
Backlight unit	LED	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

3 Electrical specification

3.1 Absolute max. ratings

3.1.1 Electrical Absolute max. ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	VDD	VSS=0	-0.3	5.5	V	
Input voltege	V _{in}		-0.3	VDD+0.3	V	Note 1

Note1: /CS,/WR,/RD,RS,DB0~DN17

3.1.2 Environmental Absolute max. ratings

	OPER	ATING	STORAGE		
Item	MIN	MAX	MIN	MAX	Remark
Temperature	-20	70	-30	80	Note2,3,4,5,6,7
Humidity	Note1		Note1		
Corrosive Gas	Not Acc	eptable	Not Acceptable		

Note1 : Ta <= 40°C : 85% RH max

Ta > 40° C : Absolute humidity must be lower than the humidity of 85%RH at 40° C

Note2 : For storage condition Ta at $-30^{\circ}C < 48h$, at $80^{\circ}C < 100h$


For operating condition Ta at -20°C < 100h

- Note3 : Background color changes slightly depending on ambient temperature. This phenomenon is reversible.
- Note4 : The response time will be slower at low temperature.
- Note5 : Only operation is guarantied at operating temperature. Contrast,

response time, another display quality are evaluated at +25°C

Note6 :

 LED BL : When LCM is operated over 40°C ambient temperature, the ILED of the LED back-light should be follow :



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

Note7 : This is panel surface temperature, not ambient temperature. Note8 :

• LED BL: When LCM be operated over than 40°C, the life time of the LED back-light will be reduced.

3.1.3 LED back-light Unit Absolute max. ratings

ltem	Symbol	Ratings	Unit	Remark
Peak forward Current	IF	60	mA	
Reverse Voltage	VR	15	V	
Power Dissipation	Po	0.9	W	

3.2 Electrical characteristics

3.2.1 DC Electrical characteristic of the LCD

Item	lypical operting conditions (VSS		Min.	Тур.	Max.	Unit	Remark
Power supp	ly	VDD	3.0	3.3	5.0	V	
Input Voltage	H Level	VIH	2.0	-	5.5	V	Note 1
for logic	L Level	V _{IL}	VSS	-	0.8	V	NOLE 1
Output Voltage for	H Level	V _{OH}	2.4	-	VDD	V	Note 2
Logic	L Level	V _{OL}	VSS		0.4	V	note 2
Power Supply current		IDD	-	320	-	mA	Note 3


Typical operting conditions (VSS=0V)

Note1: With 5V Tolerance Input, /CS, /WR,/RD,RS,DB0~DB17 Note2: DB0~DB17

Note3: fV =60Hz, Ta=25°C, Display pattern: All Black

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY 3.2.2 Electrical characteristic of LED Back-light


J.Z.Z LICCU	J.Z.Z Electrical characteristic of LED back-light							
Paramenter	Symbol	Min.	Тур.	Max.	Unit	Condiction		
LED voltage	VAK	9.0	-	11.0	V	I _{LED} =40,Ta=25°C		
	I. _{LED} .		40		mA	Ta=25°C		
LED forward current	I. _{LED} .		30		mA	Ta=60°C		
Lamp life time			T.B.D.	-	Hr	I _{LED} =40mA,Ta=25°C		




■ The constant current source is needed for white LED back-light driving.

When LCM is operated over 60°C ambient temperature, the ILED of the LED

back-light should be adjusted to 15mA max(For one dice LED).





3.3 AC Timing characteristic of the Graphic TFT LCD controller

Symbol	Parameter	Min	Тур	Max	Unit	Remark
tcycle	Enable cycle time	100	200		ns	
РѠнѡ	Enable high-level pulse width	66	70		ns	
PWLW	Enable low-level pulse width	33	130		ns	
tas	RS setup time	16	25		ns	
tан	RS hold time	16	45		ns	
tosw	Write data setup time	50	50		ns	
thwr	Write data hold time	50	40		ns	
tcsb-s	CSB setup time	16	20		ns	
tcsb-h	CSB hold time	16	30		ns	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

4 Optical specification

4.1 Optical characteristic:

Item		Symbol	Conditon	Min.	Тур.	Max.	Unit	Remark
Response Time	Rise+ Fall	T. _r +.T. _f .	Θ=0°		25	40	ms	Note 1,2,3,5
Contrast	ratio	CR	At optimized viewing angle	200	300	-		Note 1,2,4,5
Viewing Angle	Top Bottom Left Right		CR≧10		35 55 70 70		deg.	Note1,2, 5,6
Brightn LED E Without	3L	Y.L	l _{LED} =40mA ,25℃	330	350	-	cd/ m²	Note 7
Brightn LED E With 1	3L	Y.L	l _{LED} =40mA, 25℃	235	250	-	cd/ m²	Note 7
Red chron	acticity	XR		T.B.D.	T.B.D.	T.B.D.		Niete 7
Red childh	laticity	YR		T.B.D.	T.B.D.	T.B.D.		Note 7 For reference
Green chro	maticity	XG		T.B.D.	T.B.D.	T.B.D.		
	maticity	YG	Θ=0°	T.B.D.	T.B.D.	T.B.D.		only. These data should
Blue chron	naticity	Хв	Θ=0°	T.B.D.	T.B.D.	T.B.D.		be update
	nationty	Yв		T.B.D.	T.B.D.	T.B.D.		according the
White chro	maticity	Xw		T.B.D.	T.B.D.	T.B.D.		prototype.
	mationty	Yw		T.B.D.	T.B.D.	T.B.D.		P. 900 (9 po.

() For reference only. These data should be update according the prototype. Note 1:

 LED BL :Ambient temperature=25℃, and lamp current I_{LED}=40mA. To be measured in the dark room.


Note 2:To be measured on the center area of panel with a viewing cone of 1°by Topcon luminance meter BM-7,after 10 minutes operation.

Note 3.Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black"

(rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY



Note 4.Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio(CR)= Photo detector output when LCD is at "White" state Photo detector Output when LCD is at "Black" state

Note 5:White
$$V_i = V_{i50} + 1.5V$$


Black V_i=V_{i50} +2.0V

" \pm "means that the analog input signal swings in phase with V_{COM} signal.

 $``-_+`` means that the analog input signal swings out of phase with <math display="inline">V_{\mbox{com}}$ signal.

 V_{i50} : The analog input voltage when transmission is 50%. The 100% Transmission is defined as the transmission of LCD panel when all the Input terminals of module are electrically opened.


Note 6.Definition of viewing angle, Refer to figure as below.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

Note 7.Measured at the center area of the panel when all the input terminals of

LCD panel are electrically opened.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY


4.2 Optical characteristic of the LED Back-light

ITEM	MIN	TYP	MAX	UNIT	Condition
Bare Brightness	-	T.B.D.		Cd/m2	I _{LED} =40mA,Ta=25℃
AVG. X of 1931 C.I.E.	0.26	0.30	0.34		I _{LED} =40mA,Ta=25℃
AVG. Y of 1931 C.I.E.	0.27	0.31	0.35		I _{LED} =40mA,Ta=25℃
Brightness Uniformity	75		-	%	I _{LED} =40mA,Ta=25℃

()For reference only. These data should be update according the prototype.

Note1 : Measurement after 10 minutes from LED BL operating.

Note2 : Measurement of the following 9 places on the display.



Note3: The Uniformity definition (Min Brightness / Max Brightness) x 100%

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

4.3 Touch Panel Electrical Specification

Parameter	Condition	Standard Value
Terminal Resistance	X Axis	400 ~ 900 Ω
Terminal Resistance	Y Axis	200 ~ 500 Ω
Insulating Resistance	DC 25 V	More than $10M\Omega$
Linearity		±1.5 %
Notes life by Pen	Note a	100,000 times(min)
Input life by finger	Note b	1,000,000 times (min)

Note A.

Notes area for pen notes life test is 10 x 9 mm.

Size of word is 7.5 x 6.72

Shape of pen end: R0.8

Load: 250 g

Note B

By Silicon rubber tapping at same point


Shape of rubber end: R8

Load: 200g

Frequency: 5 Hz

Interface

No.	Symbol	Function
1	X1	Touch Panel Right Signal in X Axis
2	Y1	Touch Panel Upper Signal in Y Axis
3	X2	Touch Panel Left Signal in X Axis
4	Y2	Touch Panel Low Signal in Y Axis



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

5 Interface specifications


1 DGND - GND 3 LED_A/PWM - LED Anode/LED dimming control(with LED driver IC). 4 LED_K - LED Cathode 5 //RESET I Register and Data select for TFT LCD controller. 6 RS I Register and Data select for TFT LCD controller. 7 //CS506 I Chip select low active signal for TFT LCD controller. 8 //WR I 80mode: /WR low active signal for TFT LCD controller. 9 /RD I 80mode: /RD low active signal for TFT LCD controller. 10 DB0 I 80mode: R/W signal Hi: read, Lo: write. 11 DB1 I 68mode: R/W signal Hi: read, Lo: write. 12 DB2 I 56mode: R/W signal Hi: read, Lo: write. 13 DB3 I 1 14 DB4 I 1 15 DB5 I 1 16 DB6 I 1 17 DB11 I 1 22	Pin no	Symbol	I/O	Description	Remark
2 LED_A/PWM - LED Anode/LED dimming control(with LED driver IC). 4 LED_K - LED Cathode 5 //RESET I Reset signal for TFT LCD controller. 6 RS I Register and Data select for TFT LCD controller. 7 //CS506 I Chip select low active signal for TFT LCD controller. 8 //WR I 80mode: /WR low active signal for TFT LCD controller. 8 //WR I 80mode: /WR low active signal for TFT LCD controller. 9 /RD I 80mode: /RD low active signal for TFT LCD controller. 10 DB0 I 80mode: R/W signal Hi: read, Lo: write. 11 DB1 I 1 12 DB2 I 13 DB3 I 14 DB4 I 15 DB5 I 16 DB6 I 17 DB10 I 24 DB14 I 25 DB15 I 26	-			GND	
4 LED K - LED Cathode 5 //RESET I Reset signal for TFT LCD controller. 6 RS I Register and Data select for TFT LCD controller. 7 //CS506 I Chip select low active signal for TFT LCD controller. 8 //WR I 80mode: /WR low active signal for TFT LCD controller. 9 /RD I 80mode: /WR low active signal for TFT LCD controller. 10 DB0 I 80mode: /RD low active signal for TFT LCD controller. 11 DB1 I 80mode: /RD low active signal for TFT LCD controller. 11 DB1 I 80mode: R/W signal Hi: read, Lo: write. 10 DB0 I 80mode: R/W signal Hi: read, Lo: write. 11 DB1 I 1 12 DB2 I 1 13 DB3 I 1 14 DB4 I 1 15 DB1 I 1 20 DB10 I 1 23 DB					
5 /RESET I Reset signal for TFT LCD controller. 6 RS I Register and Data select for TFT LCD controller. 7 /CS506 I Chip select low active signal for TFT LCD controller. 8 /WR I 80mode: /WR low active signal for TFT LCD controller. 9 /RD I 80mode: /RD low active signal for TFT LCD controller. 10 DB0 I 80mode: R/W signal Hi: read, Lo: write. 11 DB1 I 12 DB2 I 13 DB3 I 14 DB4 I 15 DB5 I 16 DB6 I 17 DB7 I 18 DB41 I 22 DB10 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 4 IP Serial clock for Touch panel controller/			-	LED Anode/LED dimming control(with LED driver IC).	
6 RS 1 Register and Data select for TFT LCD controller. 7 //CS506 1 Chip select low active signal for TFT LCD controller. 8 /WR 1 80mode: /WR low active signal for TFT LCD controller. 9 /RD 1 80mode: R/W low active signal for TFT LCD controller. 10 DB0 1 80mode: R/W signal Hi: read, Lo: write. 11 DB1 1 12 DB2 1 13 DB3 1 14 DB4 1 15 DB5 1 16 DB6 1 17 DB7 1 18 DB8 1 20 DB10 1 21 DB11 1 22 DB12 1 23 DB15 1 26 DB16 1 27 DB17 1 28 262K/65K 1 10 Serial clock for Touch panel controller/		LED_K	-	LED Cathode	
7 //CS506 I Chip select low active signal for TFT LCD controller. 80mode: //WR low active signal for TFT LCD controller. 68mode: E signal latch on rising edge. 9 //RD I 80mode: //RD low active signal for TFT LCD controller. 68mode: R/W signal Hi: read, Lo: write. 10 DB0 I 80mode: //RD low active signal for TFT LCD controller. 68mode: R/W signal Hi: read, Lo: write. 11 DB1 I 12 DB2 I 13 DB3 I 14 DB4 I 15 DB5 I 16 DB6 I 17 DB7 I 18 DB8 I 19 DB9 I 22 DB10 I 123 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 30 SK/X1 I 31 D0/X2 I Data In for Touch panel controller/ Touch Panel Right Signal in X		/RESET	Ι		
8 //WR I 80mode: /WR low active signal for TFT LCD controller. 68mode: E signal latch on rising edge. 9 /RD I 80mode: /RD low active signal for TFT LCD controller. 68mode: R/W signal Hi: read, Lo: write. 10 DB0 I 68mode: R/W signal Hi: read, Lo: write. 11 DB1 I 68mode: R/W signal Hi: read, Lo: write. 10 DB2 I 68mode: R/W signal Hi: read, Lo: write. 11 DB1 I 68mode: R/W signal Hi: read, Lo: write. 12 DB2 I 68mode: R/W signal Hi: read, Lo: write. 14 DB4 I 1 15 DB5 I 1 16 DB6 I 1 17 DB7 I 1 20 DB10 I 1 21 DB11 I 1 22 DB12 I 1 24 DB14 I 1 25 DB15 I 1 26 DB17 I Serial clock for		RS	I	Register and Data select for TFT LCD controller.	
o //WR I 68mode: E signal latch on rising edge. 9 /RD I 80mode: /RD low active signal for TFT LCD controller. 68mode: R/W signal Hi: read, Lo: write. 10 DB0 I 11 DB1 I 12 DB2 I 13 DB3 I 14 DB4 I 15 DB5 I 16 DB6 I 17 DB7 I 18 DB8 I 20 DB10 I 21 DB11 I 22 DB12 I 23 DB13 I 24 DB16 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 18 26 MDD 30 SK/X1 I 31 DO/X2 I Data Output for Touch panel controller/ T	7	/CS506	I	Chip select low active signal for TFT LCD controller.	
9 /RD I 80mode: /RD low active signal for TFT LCD controller. 68mode: R/W signal Hi: read, Lo: write. 10 DB0 1 11 DB1 1 12 DB2 1 13 DB3 1 14 DB4 1 15 DB5 1 16 DB6 1 17 DB7 1 18 DB8 1 19 DB10 1 22 DB12 1 23 DB13 1 24 DB14 1 25 DB15 1 26 DB16 1 27 DB17 1 28 262K/65K 1 10 Serial clock for Touch panel controller/ 30 SK/X1 1 Serial clock for Touch panel controller/ Touch Panel Left Signal in X Axis. 31 DO/X2 1 Data Output for Touch panel controller/ 33 TPCS/Y2 <td>8</td> <td>/WR</td> <td>I</td> <td>•</td> <td></td>	8	/WR	I	•	
11 DB1 I 12 DB2 I 13 DB3 I 14 DB4 I 15 DB5 I 16 DB6 I 17 DB7 I 18 DB8 I 19 DB9 I 20 DB10 I 21 DB11 I 22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 1 Serial clock for Touch panel controller/ 30 SK/X1 I Serial clock for Touch panel controller/ Touch Panel Right Signal in X Axis. 31 DO/X2 I Data Output for Touch panel controller/ Touch Panel Upper Signal in X Axis. 33 TPCS/Y2	9	/RD	Ι	80mode: /RD low active signal for TFT LCD controller.	
12 DB2 I 13 DB3 I 14 DB4 I 15 DB5 I 16 DB6 I 17 DB7 I 18 DB8 I 19 DB9 I 20 DB10 I 21 DB11 I 22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 11 Serial clock for Touch panel controller/ 30 SK/X1 I Serial clock for Touch panel controller/ Touch Panel Right Signal in X Axis. 31 DO/X2 I Data Output for Touch panel controller/ 33 TPCS/Y2 I Chip Select for Touch panel controller/ 34 IRQ I Interrupt for Touch p	10	DB0	I		
13 DB3 I 14 DB4 I 15 DB5 I 16 DB6 I 17 DB7 I 18 DB8 I 20 DB10 I 21 DB10 I 22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 30 SK/X1 I Serial clock for Touch panel controller/ Touch Panel Right Signal in X Axis. 31 DO/X2 I Data Output for Touch panel controller/ 33 TPCS/Y2 I Chip Select for Touch panel controller/ 34 IRQ I Interrupt for Touch panel controller. 35-37 VDD - Power supply for the logic (3.3V).	11	DB1	I		
14 DB4 I 15 DB5 I 16 DB6 I 17 DB7 I 18 DB8 I 19 DB9 I 20 DB10 I 21 DB11 I 22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 30 SK/X1 I 30 SK/X1 I 31 DO/X2 I 32 DI/Y1 I 33 TPCS/Y2 I 34 IRQ I 35-37 VDD -	12	DB2	I		
15 DB5 I 16 DB6 I 17 DB7 I 18 DB8 I 19 DB9 I 20 DB10 I 21 DB11 I 22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 11 Hi=262 K Color Mode; Lo: 65 K Color Mode. 29 DGND - 30 SK/X1 I Serial clock for Touch panel controller/ Touch Panel Right Signal in X Axis. 31 DO/X2 I Data Output for Touch panel controller/ 32 DI/Y1 I Data In for Touch panel controller/ 33 TPCS/Y2 I Chip Select for Touch panel controller/ 34 IRQ I Interrupt for Touch panel controller.	13	DB3	Ι		
16 DB6 I 17 DB7 I 18 DB8 I 19 DB9 I 20 DB10 I 21 DB11 I 22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 19 Serial clock for Touch panel controller/ Touch Panel Right Signal in X Axis. 30 SK/X1 I Serial clock for Touch panel controller/ Touch Panel Left Signal in X Axis. 31 DO/X2 I Data Output for Touch panel controller/ Touch Panel Left Signal in Y Axis. 32 DI/Y1 I Data In for Touch panel controller/ Touch Panel Upper Signal in Y Axis. 33 TPCS/Y2 I Chip Select for Touch panel controller. 34 IRQ I Interrupt for Touch panel controller.<	14	DB4	Ι		
17 DB7 I 18 DB8 I 19 DB9 I 20 DB10 I 21 DB11 I 22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 19 Serial clock for Touch panel controller/ 30 SK/X1 I Serial clock for Touch panel controller/ Touch Panel Right Signal in X Axis. 31 DO/X2 I 32 DI/Y1 I 33 TPCS/Y2 I Chip Select for Touch panel controller/ Touch Panel Left Signal in Y Axis. 34 IRQ I Interrupt for Touch panel controller. 1 35-37 VDD -	15	DB5			
18 DB8 I 19 DB9 I 20 DB10 I 21 DB11 I 22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 19 Sk/X1 I 30 SK/X1 I 31 DO/X2 I 32 DI/Y1 I 33 TPCS/Y2 I 34 IRQ I 35-37 VDD -	16	DB6	I		
19DB9I20DB10I21DB11I22DB12I23DB13I24DB14I25DB15I26DB16I27DB17I28262K/65KI29DGND-30SK/X1I31DO/X2I32DI/Y1I33TPCS/Y2I34IRQI1RQI35-37VDD-Power supply for the logic (3.3V)	17	DB7	I		
19 DB9 1 20 DB10 1 21 DB11 1 22 DB12 1 23 DB13 1 24 DB14 1 25 DB15 1 26 DB16 1 27 DB17 1 28 262K/65K 1 1 Hi=262 K Color Mode; Lo: 65 K Color Mode. 29 DGND - 30 SK/X1 I Serial clock for Touch panel controller/ Touch Panel Right Signal in X Axis. 31 DO/X2 I Data Output for Touch panel controller/ Touch Panel Left Signal in X Axis. 32 DI/Y1 I 33 TPCS/Y2 I Chip Select for Touch panel controller/ Touch Panel Lower Signal in Y Axis. 34 IRQ I Interrupt for Touch panel controller. 33V).	18	DB8	Ι	Data hua	
21 DB11 I 22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I 30 SK/X1 I Serial clock for Touch panel controller/ Touch Panel Right Signal in X Axis. Serial Clock panel controller/ Touch Panel Left Signal in X Axis. 31 DO/X2 I Data Output for Touch panel controller/ Touch Panel Left Signal in X Axis. 32 DI/Y1 I Data In for Touch panel controller/ Touch Panel Upper Signal in Y Axis. 33 TPCS/Y2 I Chip Select for Touch panel controller/ Touch Panel Lower Signal in Y Axis. 34 IRQ I Interrupt for Touch panel controller. 35-37 VDD - Power supply for the logic (3.3V).	19	DB9	I	Data bus.	
22 DB12 I 23 DB13 I 24 DB14 I 25 DB15 I 26 DB16 I 27 DB17 I 28 262K/65K I Hi=262 K Color Mode; Lo: 65 K Color Mode. 29 DGND - GND 30 SK/X1 I Serial clock for Touch panel controller/ Touch Panel Right Signal in X Axis. 31 DO/X2 I Data Output for Touch panel controller/ Touch Panel Left Signal in X Axis. 32 DI/Y1 I Data In for Touch panel controller/ Touch Panel Upper Signal in Y Axis. 33 TPCS/Y2 I Chip Select for Touch panel controller/ Touch Panel Lower Signal in Y Axis. 34 IRQ I Interrupt for Touch panel controller. 35-37 VDD - Power supply for the logic (3.3V).	20	DB10	I		
23DB13I24DB14I25DB15I26DB16I27DB17I28262K/65KI29DGND-30SK/X1I31DO/X2I32DI/Y1I33TPCS/Y2I34IRQIIRQIInterrupt for Touch panel controller/ Touch Panel Left Signal in Y Axis.34IRQI35-37VDD-Power supply for the logic (3.3V)	21	DB11			
24DB14I25DB15I26DB16I27DB17I28262K/65KI29DGND-30SK/X1I31DO/X2I32DI/Y1I33TPCS/Y2I34IRQIIRQIInterrupt for Touch panel controller/ Touch Panel Left Signal in Y Axis.34IRQI35-37VDD-Power supply for the logic (3.3V)	22	DB12			
25DB15I26DB16I27DB17I28262K/65KI29DGND-30SK/X1I31DO/X2I32DI/Y1I33TPCS/Y2I34IRQI35-37VDD-Power supply for the logic (3.3V).	23	DB13			
26DB16I27DB17I28262K/65KI29DGND-30SK/X1I31DO/X2I32DI/Y1I33TPCS/Y2I34IRQI35-37VDD-26DBND-27DBND-37DD/X2I38DI/Y1I39DI/Y1I30Chip Select for Touch panel controller/ Touch Panel Upper Signal in Y Axis.30TPCS/Y2I31Chip Select for Touch panel controller/ Touch Panel Lower Signal in Y Axis.34IRQI35-37VDD-26Power supply for the logic (3.3V).	24	DB14			
27DB17I28262K/65KIHi=262 K Color Mode; Lo: 65 K Color Mode.29DGND-GND30SK/X1ISerial clock for Touch panel controller/ Touch Panel Right Signal in X Axis.31DO/X2IData Output for Touch panel controller/ Touch Panel Left Signal in X Axis.32DI/Y1IData In for Touch panel controller/ Touch Panel Upper Signal in Y Axis.33TPCS/Y2IChip Select for Touch panel controller/ Touch Panel Lower Signal in Y Axis.34IRQIInterrupt for Touch panel controller.35-37VDD-Power supply for the logic (3.3V).	25	DB15			
27DB17I28262K/65KIHi=262 K Color Mode; Lo: 65 K Color Mode.29DGND-GND30SK/X1ISerial clock for Touch panel controller/ Touch Panel Right Signal in X Axis.31DO/X2IData Output for Touch panel controller/ Touch Panel Left Signal in X Axis.32DI/Y1IData In for Touch panel controller/ Touch Panel Upper Signal in Y Axis.33TPCS/Y2IChip Select for Touch panel controller/ Touch Panel Lower Signal in Y Axis.34IRQIInterrupt for Touch panel controller.35-37VDD-Power supply for the logic (3.3V).	26	DB16	I		
29DGND-GND30SK/X1ISerial clock for Touch panel controller/ Touch Panel Right Signal in X Axis.31DO/X2IData Output for Touch panel controller/ Touch Panel Left Signal in X Axis.32DI/Y1IData In for Touch panel controller/ Touch Panel Upper Signal in Y Axis.33TPCS/Y2IChip Select for Touch panel controller/ Touch Panel Lower Signal in Y Axis.34IRQIInterrupt for Touch panel controller.35-37VDD-Power supply for the logic (3.3V).	27	DB17	Ι		
30SK/X1ISerial clock for Touch panel controller/ Touch Panel Right Signal in X Axis.31DO/X2IData Output for Touch panel controller/ Touch Panel Left Signal in X Axis.32DI/Y1IData In for Touch panel controller/ Touch Panel Upper Signal in Y Axis.33TPCS/Y2IChip Select for Touch panel controller/ Touch Panel Lower Signal in Y Axis.34IRQIInterrupt for Touch panel controller.35-37VDD-Power supply for the logic (3.3V).	28	262K/65K		Hi=262 K Color Mode; Lo: 65 K Color Mode.	
30SK/X1ITouch Panel Right Signal in X Axis.31DO/X2IData Output for Touch panel controller/ Touch Panel Left Signal in X Axis.32DI/Y1IData In for Touch panel controller/ Touch Panel Upper Signal in Y Axis.33TPCS/Y2IChip Select for Touch panel controller/ Touch Panel Lower Signal in Y Axis.34IRQIInterrupt for Touch panel controller.35-37VDD-Power supply for the logic (3.3V).	29	DGND	-	GND	
31DO/X2IData Output for Touch panel controller/ Touch Panel Left Signal in X Axis.32DI/Y1IData In for Touch panel controller/ Touch Panel Upper Signal in Y Axis.33TPCS/Y2IChip Select for Touch panel controller/ Touch Panel Lower Signal in Y Axis.34IRQIInterrupt for Touch panel controller.35-37VDD-Power supply for the logic (3.3V).	30	SK/X1	I	•	
32DI/Y1IData In for Touch panel controller/ Touch Panel Upper Signal in Y Axis.33TPCS/Y2IChip Select for Touch panel controller/ Touch Panel Lower Signal in Y Axis.34IRQIInterrupt for Touch panel controller.35-37VDD-Power supply for the logic (3.3V).	31	DO/X2	I	Data Output for Touch panel controller/	
33TPCS/Y2ITouch Panel Lower Signal in Y Axis.34IRQIInterrupt for Touch panel controller.35-37VDD-Power supply for the logic (3.3V).	32	DI/Y1	I	Data In for Touch panel controller/	
34IRQIInterrupt for Touch panel controller.35-37VDD-Power supply for the logic (3.3V).	33	TPCS/Y2	Ι		
	34	IRQ	I	Interrupt for Touch panel controller.	
38-40 DGND - GND.	35-37	VDD	-	Power supply for the logic (3.3V).	
	38-40	DGND	-	GND.	

29~34 : SK, DO, DI, CS, IRQ for Touch Panel controller TSC2046/

X1, X2, Y1, Y2 for Touch Panel (without TSC2046)


The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of v AMP DISPLAY

6 BLOCK DIAGRAM




The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

7 Interface Protocol



7.1 8Bit-80/68- Write to Command Register

7.2 8Bit-80/68-Write to Display RAM



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

7.3 Data transfer order Setting

7.3.118 bit interface 262K color only (Pin12 65K/262K =High)

DB	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B 3	B2	<u>B1</u>	B0

7.3.216 bit interface 65K color (Pin12 65K/262K =Low)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	B 3	B2	B1	B0

7.3.316 bit interface 262K color (Pin12 65K/262K =High)

							•					U /				
DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 ^{.st} data	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R5	R4
2 nd data	R 3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0

7.3.49 bit interface 262K color only (Pin12 65K/262K =High)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 ^{,st} data	Х	Х	Х	Х	Х	Х	Х	R5	R4	R3	R2	R1	R0	G5	G4	G3
2 nd data	Х	Х	Х	Х	Х	Х	Х	G2	G1	G0	B5	B4	B 3	B2	B1	B0

7.3.58 bit interface 65K color (Pin12 65K/262K =Low)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 ^{.st} data	Х	Х	Х	Х	Х	Х	Х	Х	R4	R3	R2	R1	R0	G5	G4	G3
2 nd data	Х	Х	Х	Х	Х	Х	Х	Х	G2	G1	G0	B4	B3	B2	B1	B0

7.3.68 bit interface 262K color (Pin12 65K/262K =High)

							•					<u> </u>				
DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 ^{.st} data	Х	Х	Х	Х	Х	Х	Х	Х							R5	R4
2 nd data	Х	Х	Х	Х	Х	Х	Х	Х	R3	R2	R1	R0	G5	G4	G3	G2
3 rd data	Х	Х	Х	Х	Х	Х	Х	Х	G1	G0	B5	B4	B 3	B2	B1	B0

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

8 Register Depiction

				1			1	1	1					
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
00	00		1	MSB of	[:] X-axis	start p	positior	1						
Description	set the ho	orizonta	ls star	t positio	on of di	isplay a	active r	egion						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
01	00			LSB of	X-axis	start p	osition							
Description	set the ho	orizonta	ils star	t positio	on of di	isplay a	active r	egion						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
02	01			MSB o	f X-axis	s end p	osition							
Description	set the ho	orizonta												
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
03	3F			LSB of	X-axis	end p	osition							
Description	set the ho	the horizontals end position of display active region												
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
04	00		1	MSB of	Y-axis	start r	ositior	1	1					
Description	set the ve	ertical s												
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
05	00			LSB of	Y-axis	start p	osition							
Description	Set the ve	ertical s	start po	sition c	of displa	ay activ	ve regio	on						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
06	00 MSB of Y-axis end position													
Description	set the ve	set the vertical end position of display active region												
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
07	EF LSB of Y-axis end position													
Description	EF LSB of Y-axis end position Set the vertical end position of display active region													

To simplify the address control of display RAM access, the window area address function

allows for writing data only within a window area of display RAM specified by registers REG[00]~REG[07].

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

After writing data to the display RAM, the Address counter will be increased within setting window address-range which is specified by


MIN X address (REG[0] & REG[1])

MAX X address (REG[2] & REG[3])

MIN Y address (REG[4] & REG[5])

MAX Y address (REG[6] & REG[7])

Therefore, data can be written consecutively without thinking the data address.



Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
08	01	Х	Х	Х	Х	Х	Х		IXSize te[1:0]				
Description	Set the p	anel X	nel X size										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
09	40		_PanelXSize L_Byte[7:0]										
Description	Set the p	anel X	nel X size										

The register REG[08] and REG[09] is use to calculate the RAM address. If you want to use the TFT as Landscape mode (320x240), the REG[08] & RGE[09 must set to 320. If you want to use the TFT as Portrait mode (240x320), the REG[08] & RGE[09] must set to 240.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0A	00	Х	Х	Х	Х	х	memo	':16] bit ory writ addres:	e start			
Description	Memory	Memory write start address										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0B	00		[15:8]	bits of	memo	ry write	start a	ddress				
Description	Memory	write st	art add	dress								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
00	00	[7:0] bits of memory write start address										
Description	Memory	write st	art add	dress								

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
0x10	0x0D	Bit_SWAP	OUT_TEST	BUS	_SEL	Blanking	P/S_SEL	CLK	_SEL					
Description	are for s	0x10_Clk_sel[1:0]" : The TFT controller built-in 40Mhz PLL clock. These bits ire for select the TFT panel dot clock frequency. 0 : 20Mhz 01: 10Mhz 02: 5 Mhz												
	interface													
		lanking_t (blanking	mp[3]") 1: ON (normal	l opera	tion)								
		us_sel[5:)1=G,10	4]" : It onl =B	y for se	erial Pa	anel								
	"0x10_out_test[6]" : Self test 0 : normal operation 1: for test (don't use for normal operation) When set the bit to "1", the Rout=(Reg 2a[6:0]) Gout=(Reg 2b[6:0]) Bout=(Reg 2c[6:0]) "0x10 bit swap[7]" : 0-normal													
	"0x10_b	it_swap[7	7]" : 0-norr	nal										

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

or in part to any third part without the prior written consent of AMP DISPLAY The default setting is suitable for AM320240N1. Don't need to modify it.											
Desister	The detail	at settir	iy is su		UI AIV	132024	UNT. D	JII L NEEC		uny It.	
Register Address (Hex)	Default (Hex)	DB7	DB	6 D	9B5	DB4	DB3	DB2	DB1	DB0	Remark
0x11	00	Х	Х		I	EVEN			_ODD		
Description	" Even lin panel 000: RGB 001: RBG 010: GRB 011: GBR 100: BRG 101: BGR Others: re		ial pan	el data	outs	equend	ce or da	ta bus o	rder of	paralle	el
	Odd line o 000: RGB 001: RBG 010: GRB 011: GBR 100: BRG 101: BGR Others: re Must Set	k k eserved									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	4 DB	3 DB2	DB1	DB0	Re	emark
0x12	00					H	sync_s	H_Byte	[3:0]		
Description	For TFT of Hsync state The defau	irt positi	ion H-B	syte	or AN	132024	<u>0N1. D</u>	on't need	d to mo	odify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4			DB1	DB0	Re	emark
0x13	00				/nc_s	tL_Byt	e[7:0]				
Description	For TFT of Hsync state	ırt positi	ion Ľ-B	yte	or AN	132024	0N1. D	on't need	d to mo	dify it.	
Register Address (Hex)	Default (Hex) DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark										emark
0x14	00					Hs	sync_pv	vH_Byte	[3:0]		
Description	For TFT output timing adjust: Hsync pulse width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4			DB1	DB0	Re	emark
0x15	10	<u> </u>			nc_p	<i>w</i> L_By	te[7:0]				
Description	ר For TFT output timing adjust: Hsync pulse width L-Byte										

Preliminary The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

or in part to	The defau				or AM3	202401			l to mod			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x16	00					На	ct_stH	Byte[3	3:0]			
Description	For TFT c DE pulse The defau	start po	sition H		or AM3	202401	N1. Dor	n't need	to mod	dify it.		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x17	38				ct_stL	_Byte[7	7:0]					
Description	DE pulse	For TFT output timing adjust: DE pulse start position L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x18	01					Had	ct_pwH	_Byte[3:0]			
Description	DE pulse	For TFT output timing adjust: DE pulse width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x19	40				ct_pwL	_Byte[7:0]					
Description	For TFT on DE pulse The defau	width L	-Byte	2	or AM3	202401	N1. Dor	n't need	l to mod	dify it.		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x1A	01					H	totalH_	Byte[3:	0]			
Description	For TFT output timing adjust: Hsync total clocks H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.											
	The defau	ilt settir	ng is su	itable for	or AM3	20240	N1. Dor	nt need		any it.		
Register Address (Hex)	Default (Hex)	DB7	ng is su DB6	DB5	or AM3 DB4	202401 DB3	N1. Dor DB2	DB1	DB0	Remark		
Address	Default			DB5		DB3	DB2					
Address (Hex)	Default (Hex)	DB7 output ti al clock	DB6 ming ad	DB5 Hi djust: te	DB4	DB3 Byte[7:	DB2 0]	DB1	DB0	Remark		
Address (Hex) 0x1B	Default (Hex) B8 For TFT c Hsync tota	DB7 output ti al clock	DB6 ming ad	DB5 Hi djust: te	DB4	DB3 Byte[7:	DB2 0]	DB1	DB0	Remark		
Address (Hex) 0x1B Description Register Address	Default (Hex) B8 For TFT of Hsync tota The defau Default	DB7 output ti al clock Ilt settir DB7	DB6 ming ad s H-By ng is su DB6	DB5 Hi djust: te itable fo DB5	DB4 totalL_ or AM3	DB3 Byte[7: 202401 DB3	DB2 :0] N1. Dor	DB1 n't need DB1	DB0 to mod DB0	Remark		

Preliminary The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

	any uniu p		lout th		WHILLOH	001100			<u> </u>			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x1D	00			Vsv	nc_stL	Bvtel	7:01					
Description	For TFT o Vsync sta The defau	rt positi	ion Ľ-B	djust: yte				n't neec	to mo	dify it.		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x1E	00											
Description	Vsync pul	For TFT output timing adjust: Vsync pulse width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x1F	08			Vsyr	nc_pwl	Byte	[7:0]					
Description	Vsync pul	For TFT output timing adjust: Vsync pulse width L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x20	00	00 Vact_stH_Byte[3:0]										
Description	For TFT o Vertical D The defau	E pulse	e start p	osition			N1. Dor	n't neec	l to mo	dify it.		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x21	12			Va	ct_stL_	Byte[7	' :0]					
Description	For TFT o Vertical D The defau	E pulse	e start p	osition			N1. Dor	n't neec	l to mo	dify it.		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x22	00					Vac	ct_pwH	_Byte[3:0]			
Description	For TFT o Vertical A The defau	ctive wi	idth H-E	Byte	or AM3					dify it.		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x23	F0				t_pwL	_Byte[7:0]					
Description	For TFT output timing adjust: Vertical Active width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.											

The contents of this document are confidential and must not be disclosed wholly <u>or in part to any third part without the prior written consent of AMP DISPLAY</u>

			iout tri		WHILEH	001100						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x24	01					Vt	otalH	Byte[3:	01			
Description	For TFT of Vertical to The defau	tal widt	th H-By	rte	or AM3				-	lify it.		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x25	09											
Description	Vertical to	For TFT output timing adjust: Vertical total width L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
26	00	00 X X X X X [17:16] bits of memory read start address										
Description	Memory r	ead sta	rt addr	ess								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
27	00				memo	ry write	start a	ddress				
Description	Memory r	ead sta	rt addr	ess								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
28	00		[7:0]	bits of	memor	y write	start ad	dress				
Description	Memory r	ead sta	rt addr	ess								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
29	00] Reve							
Description	[0] Load	output	timing	related	setting	(H syn	c., V sy	/nc. and	d DE) to	take effect		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x2A	00	Х					out[6:0]					
Description	When " REG[0x10]_out_test[6]" : Self test =1 ; The Rout data equal to TestPatternRout[6:0]											
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x2B	00	X					out[6:0]					
Description	When " R The Gout	-			-		•					
Register	Default	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

Address	(Hex)											
(Hex)												
0x2C	00	Х	TestPatternBout[6:0]									
Description	When " R	When " REG[0x10] out test[6]" : Self test =1 ;										
Description	The Bout	The Bout data equal to TestPatternBout[6:0]										

If you set the "REG[0x10]_out_test[6]" : Self test =1 , the TFT controller will skip

the connect of the display RAM. The Output port will send the

REG[2A] ,REG[2B],REG[2C] data.

REG[2A]=0x3F	REG[2A]=0x00	REG[2A]=0x00
REG[2B]=0x00	REG[2B]=0x3F	REG[2B]=0x00
REG[2C]=0x00	REG[2C]=0x00	REG[2C]=0x3F

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2		DB1	DB0	Remark
0x2D	00	Х	Х	Х	Х	[3]	Rising/fall edge[2]	•		tate :0]	
	[3] Outpu 0: TFT P 1: TFT P Rising/fa	OWER OWER	circuit	OFF ON	contro	I;TFT	Power ON/	OFF c	ontrol		
Description	0: The RGB out put data are on the Rising edge of the DCLK. 1: The RGB out put data are on the Falling edge of the DCLK.										
	_rotate [1:0]: 00 : rotate 0 degree 01 : rotate90 degree 10 : rotate 270 degree 11 : rotate 180 degree										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	5 DB4	DB3	B DB2	DB1	DB		Remark
30	00	X	Х	Х	Х	X		I byte fset[3:	0]		
Description	Set the H	lorizon	tal offs	et							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	5 DB4	DB3	B DB2	DB1	DB		Remark
31	00				L byte	H-Off	set[7:0]				
Description	Set the H	lorizon	tal offs	et	1			1			
Register Address (Hex)	Default (Hex)	DB7	DB6			DB3	B3 DB2 DB1 DB		DB		Remark
32	00	Х	Х	Х	Х	Х	_H byte \	V-Offs	et[3:0]	
Description	Set the V	/ertical	offset								
Register Address	Default (Hex)	DB7	DB6	DB5	5 DB4	DB3	B DB2	DB1	DB		Remark

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

(Hex)												
33	00			_L	₋ byte \	V-Offse	t[7:0]					
Description	Set the V	ertical o	offset									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
34	00		[7:4]	Reser	ved		_H byte	H-def	[3:0]			
Description	[3:0] MS	[3:0] MSB of image horizontal physical resolution in memory										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
35	40				L byte	H-def	7:0]					
Description	[7:0] LSB	of imag	ge horiz	zontal p	physica	I resolu	ition in me	mory				
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
36	01		[7:4]	Reser	ved		_H byte	V-def	[3:0]			
Description	[3:0] MSB of image vertical physical resolution in memory											
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
37	E0				L byte	V-def[7:0]					
Description	[7:0] LSB	[7:0] LSB of image vertical physical resolution in memory										

The total RAM size is 640x240x18bit. The user can arrange the Horizontal ram size by REG[34],REG[35] and the Vertical ram size by REG[36],REG[37]. EX: 320x480x18bit REG[34]=0x01 , REG[35]=0x40 , REG[36]=0x01 , REG[37]=0xE0

EX: 640x240x18bit. REG[34]=0x02 , REG[35]=0x80 , REG[36]=0x00 , REG[37]=0xF0

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

9 Application Note:

```
void main(void)
{
    Initial_AMP506 ( );
    Full_386SCR(0xf800);
    Full_386SCR(0x07e0);
    Full_386SCR(0x001f);
}
```

```
void AMP506_80Mode_Command_SendAddress(BYTE Addr)
```

```
{
```

•	
SET_nRD;	// /RD=1
CLR_RS;	// RS=0
CLR_CS1;	// /CS=0
CLR_nWRL;	// /WR=0
DB16OUT(Addr);	// Data Bus OUT
SET_nWRL;	///WR=1 /
SET_RS;	// RS=1
SET_CS1;	// CS=1
}	

void AMP506_80Mode_Command_SendData(BYTE Data)

```
{
```

```
SET_nRD;
SET_RS;
CLR_CS1;
CLR_nWRL;
DB16OUT(Data);
SET_nWRL;
SET_RS;
SET_CS1;
```

```
}
```

void AMP506_Command_Write(uint8 CMD_Address,uint8 CMD_Value)

{

```
AMP506_80Mode_Command_SendAddress(CMD_Address);
AMP506_80Mode_Command_SendData(CMD_Value);
```

}

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

void AMP506_80Mode_16Bit_Memory_SendData(uint16 Dat16bit) { SET_nRD; SET_RS; CLR_CS1; CLR_nWRL; DB16OUT(Dat16bit>>8); SET_nWRL; // Low to High Latch Data to AMP506 Buffer SET_CS1; SET_nRD; SET_RS; CLR_CS1; CLR_nWRL; DB16OUT(Dat16bit); SET_nWRL; // Low to High Latch Data to AMP506 Buffer SET_CS1; } void Initial_AMP506(void) { AMP506_Command_Write(0x40,0x12); /*[7:6] Reserved [5] PLL control pins to select out frequency range 0: 20MHz ~ 100MHz 1: 100MHz ~ 300MHz [4] Reserved [3] Reserved [2:1] Output Driving Capability 00: 4mA 01: 8mA 10: 12mA 11: 16mA [0] Output slew rate 0: Fast 1: Slow */ AMP506_Command_Write(0x41,0x01); //Set PLL=40Mhz * (0x42) / (0x41) AMP506_Command_Write(0x42,0x01); //0x41 [7:6] Reserved [5:0] PLL Programmable pre-divider, 6bit(1~63) //0x42 [7:6] Reserved [5:0] PLL Programmable loop divider, 6bit(1~63) AMP506_Command_Write(0x00,0x00); // MSB of horizontal start coordinate value AMP506_Command_Write(0x01,0x00); // LSB of horizontal start coordinate value

Preliminary The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY AMP506 Command Write(0x02,0x01); // MSB of horizontal end coordinate value AMP506_Command_Write(0x03,0x3F); // LSB of horizontal end coordinate value AMP506_Command_Write(0x04,0x00); // MSB of vertical start coordinate value AMP506 Command Write(0x05,0x00); // LSB of vertical start coordinate value AMP506_Command_Write(0x06,0x01); // MSB of vertical end coordinate value AMP506 Command Write(0x07,0x3F); // LSB of vertical end coordinate value AMP506_Command_Write(0x08,0x01); // MSB of input image horizontal resolution AMP506_Command_Write(0x09,0x40); // LSB of input image horizontal resolution AMP506_Command_Write(0x0a,0x00); //[17:16] bits of memory write start address AMP506_Command_Write(0x0b,0x00); //[15:8] bits of memory write start address AMP506_Command_Write(0x0c,0x00); //[7:0] bits of memory write start address AMP506_Command_Write(0x10,0x0D); /*[7] Output data bits swap 0: Normal 1:Swap [6] Output test mode enable 0: disable 1: enable [5:4] Serial mode data out bus selection 00: X_ODATA17 ~ X_ODATA12 active , others are set to zero 01: X_ODATA11 ~ X_ODATA06 active , others are set to zero 10: X_ODATA05 ~ X_ODATA00 active , others are set to zero 11: reserved [3] Output data blanking 0: set output data to 0 1: Normal display [2] Parallel or serial mode selection 0: serial data out 1: parallel data output [1:0] Output clock selection 00: system clock divided by 2 01: system clock divided by 4 10: system clock divided by 8 11: reserved */ AMP506_Command_Write(0x11,0x05); /*[7] Reserved [6:4] Even line of serial panel data out sequence or data bus order of parallel panel 000: RGB 001: RBG 010: GRB 011: GBR 100: BRG 101: BGR Others: reserved

[3] Reversed

[2:0] Odd line of serial panel data out sequence

The contents of this document are confi or in part to any third part without the pri	
000: RGB 001: RBG 010: GRB	011: GBR 100: BRG 101: BGR Others:
reserved */	
AMP506_Command_Write(0x12,0x00);	// [3:0] MSB of output H sync. pulse start
position	
AMP506_Command_Write(0x13,0x00);	//[7:0] LSB of output H sync. pulse start position
AMP506_Command_Write(0x14,0x00);	// [3:0] MSB of output H sync. pulse width
AMP506_Command_Write(0x15,0x10)	; //[7:0] LSB of output H sync. pulse width
AMP506_Command_Write(0x16,0x00)	; //[3:0] MSB of output DE horizontal start
position	
AMP506_Command_Write(0x17,0x38)	; //[7:0] LSB of output DE horizontal start
position	
AMP506_Command_Write(0x18,0x01);	//[3:0] MSB of output DE horizontal active region in
pixel	
AMP506_Command_Write(0x19,0x40);	//[7:0] LSB of output DE horizontal active region
in pixel	
AMP506_Command_Write(0x1a,0x01);	//[7:4] Reserved [3:0] MSB of output H total in
pixel	
AMP506_Command_Write(0x1b,0xb8);	//[7:0] LSB of output H total in pixel
AMP506_Command_Write(0x1c,0x00);	//[3:0] MSB of output V sync. pulse start
position	
AMP506_Command_Write(0x1d,0x00);	//[7:0] of output V sync. pulse start position
AMP506_Command_Write(0x1e,0x00);	//[7:4] Reserved [3:0] MSB of output V sync.
pulse width	
AMP506_Command_Write(0x1f,0x08);	//[7:0] LSB of output V sync. pulse width
AMP506_Command_Write(0x20,0x00);	// [3:0] MSB of output DE vertical start position
AMP506_Command_Write(0x21,0x12);	//[7:0] LSB of output DE vertical start position
AMP506_Command_Write(0x22,0x00);	// [3:0] MSB of output DE vertical active region
in line	
AMP506_Command_Write(0x23,0xf0);	//[7:0] LSB of output DE vertical active region
in line	
AMP506_Command_Write(0x24,0x01);	//[7:4] Reversed [3:0] MSB of output V total in
line	
AMP506_Command_Write(0x25,0x09);	//[7:0] LSB of output V total in line
AMP506_Command_Write(0x26,0x00);	// [17:16] bits of memory read start address
AMP506_Command_Write(0x27,0x00);	//[7:0] [15:8] bits of memory read start address
AMP506_Command_Write(0x28,0x00);	//[7:0] [7:0] bits of memory read start address

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY //[7:1] Reversed [0] Load output timing related setting (H sync., V sync. and DE) to take effect AMP506_Command_Write(0x2d,0x08); /* [7:4] Reserved [3] Output pin X_DCON level control [2] Output clock inversion 0: Normal 1: Inverse [1:0] Image rotate 00: 0° 01: 90° 10: 270° 11: 180° */ AMP506_Command_Write(0x30,0x00); //[7:4] Reserved [3:0] MSB of image horizontal shift value AMP506_Command_Write(0x31,0x00); //[7:0] LSB of image horizontal shift value AMP506_Command_Write(0x32,0x00); //[7:4] Reserved [3:0] MSB of image vertical shift value AMP506 Command Write(0x33,0x00); //[7:0] LSB of image vertical shift value AMP506_Command_Write(0x34,0x01); // [3:0] MSB of image horizontal physical Resolution in memory AMP506_Command_Write(0x35,0x40); //[7:0] LSB of image horizontal physical resolution in memory AMP506_Command_Write(0x36,0x01); //[7:4] Reserved [3:0] MSB of image vertical physical resolution in memory AMP506_Command_Write(0x37,0xe0); //[7:0] LSB of image vertical physical resolution in memory }

void AMP506_WindowSet(uint16 S_X,uint16 S_Y,uint16 E_X,uint16 E_Y)

{

AMP506_80Mode_Command_SendAddress(0x00); AMP506_80Mode_Command_SendData((S_X)>>8); AMP506_80Mode_Command_SendData(S_X); AMP506_80Mode_Command_SendData((E_X-1)>>8); AMP506_80Mode_Command_SendData(E_X-1); AMP506_80Mode_Command_SendData(S_Y>>8); AMP506_80Mode_Command_SendData(S_Y); AMP506_80Mode_Command_SendData((E_Y-1)>>8); AMP506_80Mode_Command_SendData((E_Y-1)>>8);

}

void Full_386SCR(uint16 Dat16bit)

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY { int32 k,l; AMP506_WindowSet(0,0,Resolution_X,Resolution_Y); AMP506_80Mode_Command_SendAddress(0xc1); //_DisplayRAM_WriteEnable_ for(k=0;k<240*2;k++) {

```
for(I=0;I<320;I++)
{
AMP506_80Mode_16Bit_Memory_SendData(Dat16bit);
}
```

}

AMP506_80Mode_Command_SendAddress(0x80); // DisplayRAM_WriteDisable _

}

The TFT LCD controller default value is for AM320240N1 already. So we can start to write our data in a few steps:

Target: To write a 640x240 data to Display RAM and scroll the display data by change the Horizontal offset register.

9.1 Step 1: Make sure the interface Protocol.

```
9.2 Step 2: Define the Horizontal ram seize = 640 and Vertical ram size =240
640x240x18bit. REG[34]=0x02 , REG[35]=0x80 , REG[36]=0x00 ,
```

REG[37]=0xF0

```
9.3 Step 3: Define the Panel X Size = 320
```


REG[8]=0x01 , REG[9]=0x40

```
9.4 Step4: Define the Write window. Start=(0,0) End=(619,239)
```

```
\mathsf{REG}[0]{=}0x00 , \mathsf{REG}[1]{=}0x00 , \mathsf{REG}[2]{=}0x02 , \mathsf{REG}[3]{=}0x6B , // Start X , End X
```

```
REG[4]=0x00 , REG[5]=0x00 , REG[6]=0x00 , REG[7]=0xEF , // Star Y ,End Y
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY



9.5 Step5: Write the 640x240x18 bit data consecutively



9.6 Step6: The display will show the following image.



9.7 Step7: Change the Horizontal offset to switch or scroll the display data.

Set the Horizontal offset = 160 , REG[30]=00 REG[31]=A0 . You will see



9.8 Step8: Change the Horizontal offset to switch or scroll the display data.

Set the Horizontal offset = 320 , REG[30]=01 REG[31]=40 . You will see



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY DISPLAYED COLOR AND INPUT DATA

	Color & Gray								D	ATA S	SIGNA	L							
	 Scale	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(61)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	:	:	•••	•••	•••	•••	:	•••	•••	•••	•••	•••	:	•••	:	:	:	:	:
Neu	Red(31)	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	•••	•••	•••	•••		•••	•••	•••	•••	•••	:	•••	:	:			:
	Red(1)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(61)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(31)	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(1)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue	:	:	:		•••	•••	:	:				•••	:		:	:	:	:	:
Dide	Blue(31)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
	:	:	•••	•••	•••	•••	•••	•••	•••	•••	•••	•••		•••			•••		:
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

10 QUALITY AND RELIABILITY

10.1 TEST CONDITIONS

Tests should be conducted under the following conditions :

Ambient temperature: $25 \pm 5^{\circ}C$ Humidity: $60 \pm 25\%$ RH.

10.2 SAMPLING PLAN


Sampling method shall be in accordance with MIL-STD-105E , level II, normal single sampling plan .

10.3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

10.4 APPEARANCE

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under flourescent light. The inspection area of LCD panel shall be within the range of following limits.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

10.5 INSPECTION QUALITY CRITERIA

No.	ltem	Criterior	n for defects	Defect type
1	Non display	No non display is allowed	I	Major
2	Irregular operation	No irregular operation is a	allowed	Major
3	Short	No short are allowed		Major
4	Open	Any segments or comm are rejectable.	on patterns that don't activate	Major
5	Black/White spot (I)	Size D (mm) D ≤ 0.15 0.15 < D ≤ 0.20 0.20 < D ≤ 0.30 0.30 < D	Minor	
6	Black/White line (I)	Length(mm) 10 < L	Minor	
7	Black/White sport (II)	Size D (mm) D ≤ 0.30 0.30 < D ≤ 0.50 0.50 < D ≤ 1.20 1.20 < D	Minor	
8	Black/White line (II)	Length (mm) Width (20 < L	Minor	
9	Back Light	1. No Lighting is rejectab 2. Flickering and abnorm		Major
10	Display pattern	$\frac{A+B}{2} \le 0.30 0 < C$ Note: 1. Acceptable up to 3	Minor	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

	in part to any t			WHILEH	consent of AMP DISF	
11	Blemish & Foreign matters Size: $D = \frac{A+B}{2}$	TS Size D (mm) D < 0.15 0.15 < D < 0.20 0.20 < D < 0.30 0.30 < D		Acceptable number Ignore 3 2 0		Minor
12	Scratch on Polarizer	Width (mm) W <u><</u> 0.0 3 0.03 <w<u><0.05 0.05<w<u><0.08 0.08<w< td=""><td colspan="2">Width (mm)Length (mm)Acceptable number$W \leq 0.0$IgnoreIgnore3$L \leq 2.0$Ignore0.03<w 0.05<math="" \leq="">L > 2.01$L > 1.0$10.05<w 0.08<math="" \leq="">L \leq 1.0IgnoreNote (1)Note(1)</w></w></td><td>Minor</td></w<></w<u></w<u>	Width (mm)Length (mm)Acceptable number $W \leq 0.0$ IgnoreIgnore3 $L \leq 2.0$ Ignore0.03 <w 0.05<math="" \leq="">L > 2.01$L > 1.0$10.05<w 0.08<math="" \leq="">L \leq 1.0IgnoreNote (1)Note(1)</w></w>		Minor	
13	Bubble in polarizer	D <u><</u> 0.20 0.20 < D <u><</u> 0.5	Size D (mm) D ≤ 0.20 0.20 < D ≤ 0.50 0.50 < D ≤ 0.80 0.80 < D		ceptable number Ignore 3 2 0	Minor
14	Stains on LCD panel surface	Stains that can with a soft clot	Minor			
15	Rust in Bezel	Rust which is	Minor			
16	Defect of land surface contact (poor soldering)	Evident crevic	Minor			
17	Parts mounting	 Failure to mount parts Parts not in the specifications are mounted Polarity, for example, is reversed 				Major Major Major
18	Parts alignment	 LSI, IC lead width is more than 50% beyond pad outline. Chip component is off center and more than 50% of the leads is off the pad outline. 				Minor Minor
19	Conductive foreign matter (Solder ball, Solder chips)	$\begin{array}{llllllllllllllllllllllllllllllllllll$			Major Minor Minor	
20	Faulty PCB correction	 Due to PCB copper foil pattern burnout, the pattern is connected, using a jumper wire for repair; 2 or more places are corrected per PCB. Short circuited part is cut, and no resist coating has been performed. 				Minor Minor

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

	or in part to any third part without the phor written consent or 74m . Dior E/(1						
21	Defect Dot	The TFT panel may have bright dot or Dark dot. The acceptable number defection:					
		Bright dot	Dark dot	Total dot	Distance between Dark dark		Minor
		2	3	4	$L \ge 5 \text{ mm}$		

11 Reliability test items :

· · · · · · · · · · · · · · · · · · ·					
Test Item	Test Conditions				
High Temperature Operation	70±3°C , t=96 hrs				
Low Temperature Operation	-20±3°C , t=96 hrs				
High Temperature Storage	80±3°C , t=96 hrs	1,2			
Low Temperature Storage	-30±3°C , t=96 hrs	1,2			
Humidity Test	40°C , Humidity 90%, 96 hrs	1,2			
Thermal Shock Test	-30°C ~ 25°C ~ 80°C 30 min. 5 min. 30 min. (1 cycle) Total 5 cycle	1,2			
Vibration Test (Packing)	Sweep frequency : 10~55~10 Hz/1min Amplitude : 0.75mm Test direction : X.Y.Z/3 axis Duration : 30min/each axis				
Static Electricity	150pF 330 ohm ±8kV, 10times air discharge 150pF 330 ohm ±4kV, 10times contact discharge				

Note 1 : Condensation of water is not permitted on the module.

Note 2 : The module should be inspected after 1 hour storage in normal conditions

(15-35°C, 45-65%RH).

Definitions of life end point :

- Current drain should be smaller than the specific value.
- Function of the module should be maintained.
- Appearance and display quality should not have degraded noticeably.
- Contrast ratio should be greater than 50% of the initial value.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

12 USE PRECAUTIONS

12.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

12.2 Installing precautions

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. $1M\Omega$ and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

12.3 Storage precautions

- Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

12.4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

12.5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one year warrantee for all products and three months warrantee for all repairing products.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

13 OUTLINE DIMENSION

13.1 OUTLINE DIMENSION

