

AMP DISPLAY INC.

SPECIFICATIONS

4.3 COLOR TFT MODULE

CUSTOMER:	
CUSTOMER PART NO.	
AMP DISPLAY PART NO.	A M 4 8 0 2 7 2 H 3 - T M Q W - T W 1 H
APPROVED BY:	
DATE:	

APPROVED FOR SPECIFICATIONS

APPROVED FOR SPECIFICATION AND PROTOTYPES

AMP DISPLAY INC

9856 SIXTH STREET RANCHO CUCAMONGA CA 91730 TEL: 909-980-13410 FAX: 909-980-1419 WWW.AMPDISPLAY.COM

Revision Date	Page	Contents	Editor
2009/4/17		New Release	Kokai
2009/4/11		80/8Bit MCU interface+Touch Panel+Touch Panel controller TSC2046	Νυκαι

1 Features

4.3 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) module. This module is composed of a 4.3" TFT-LCD panel, LCD controller, power driver circuit, touch panel and backlight unit.

- 1.1 TFT Panel Feature :
 - (1) Construction: 4.3" a-Si color TFT-LCD, White LED Backlight and PCB.
 - (2) Resolution (pixel): 480(R.G.B) X 272
 - (3) Number of the Colors : 262K colors (R , G , B 6 bit digital each)
 - (4) LCD type : Transmissive Color TFT LCD (normally White)
 - (5) Interface: 40 pin pitch 0.5
 - (6) Power Supply Voltage: 3.3V single power input. Built-in power supply circuit.
 - (7) Viewing Direction: 6 O'clock (The direction it's hard to be discolored):
- 1.2 LCD Controller Feature:
 - (1) MCU interface 8/9/16/18 bit 80&68 series MCU interface.
 - (2) Display RAM size : 640x320x3x6 bits. Ex : 320x240 two frame buffer with 262K colors.
 - (3) Arbitrary display memory start position selection.
 - (4) MCU interface : 8 bit / 9 bit / 16bit / 18 bits 80/68 MPU interface.
 - (5) 8 bit / 16 bit interface support 65K (R5G6B5) /262K(R6G6B6) colors data format.
 - (6) 9 bit / 18 bit interface support 262K(R6G6B6) colors data format only.

Item	Specifications	Unit
Display resolution(dot)	480(R.G.B.) (W) x 272(H)	mm
Active area	95.04 (W) x 53.856 (H)	mm
Screen size	4.3 (Diagonal)	mm
Pixel size	0.198 (W) x 0.198 (H)	um
Color configuration	R.G.B stripe	
Overall dimension	105.5(W) x 67.2(H) x 7.61(D)	mm
Weight	T.B.D	mg
Backlight unit	LED	

2 Physical specifications

3 Default Setting & Option

• Interface :

The user can select the MCU interface by change the Jumper & Resister Array.

Setting	JP1	RA1	RA2	RA3	RA4	Remark
Interface Type						
80-18Bit interface	1,2 short 2,3 open	2K ohm	OPEN	OPEN	OPEN	
80-16Bit interface	1,2 short 2,3 open	OPEN	2K ohm	OPEN	OPEN	
80-9Bit interface	1,2 short 2,3 open	OPEN	OPEN	2K ohm	OPEN	
80-8Bit interface	1,2 short 2,3 open	OPEN	OPEN	OPEN	2K ohm	Default
68-18Bit interface	1,2 open 2,3 short	2K ohm	OPEN	OPEN	OPEN	
68-16Bit interface	1,2 open 2,3 short	OPEN	2K ohm	OPEN	OPEN	
68-9Bit interface	1,2 open 2,3 short	OPEN	OPEN	2K ohm	OPEN	
68-8Bit interface	1,2 open 2,3 short	OPEN	OPEN	OPEN	2K ohm	

• LED Driver:

The user can select the LED driver built-in or not.

Pin Define	PIN3 LEDA/PWM	PIN4 LEDK	Remark
Interface Type Without LED Driver	LED Anode	LED Cathode	
With LED Driver	PWM The PWM pin combined enable and brightness adjust function. When PWM=High constantly, the LED back-light is turn on. When PWM=GND constantly, the LED back-light is turn off. When PWM signal (100Hz to 1KHz) input, the LED Back-light brightness is relative to duty cycle of the PWM signal.	NC This pin must be open	Default

• Touch panel and Touch panel controller:

Pin Define Option	SK/X1	DO/X2	DI/Y1	TPCS/Y2	IRQ	Remark
Without TP	NC	NC	NC	NC	NC	
With TP / Without TP controller	X1	X2	Y1	Y2	NC	
With TP / With TP controller	SK	DO	DI	TPCS	IRQ	Default

The user can select the with TP controller or without TP controller.

If user want to change the default setting for mass production, please contact with Ampire. We'll apply a new P/N for you.

4 Electrical specification

4.1 Absolute max. ratings

4.1.1 Electrical Absolute max. ratings

ltem	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	VDD	VSS=0	-0.3	T.B.D	V	
Input voltege	Vin		-0.3	VDD+0.3	V	Note 1

Note1: /CS,/WR,/RD,RS,DB0~DN17

4.1.2 Environmental Absolute max. ratings

	OPER	ATING	STOF	RAGE	
ltem	MIN	MAX	MIN	MAX	Remark
Temperature	-20	70	-30	80	Note2,3,4,5,6,7
Humidity	Note1		No	te1	
Corrosive Gas	Not Acc	eptable	Not Acc	eptable	

Note1 : Ta <= 40°C : 85% RH max

Ta > 40° C : Absolute humidity must be lower than the humidity of 85° RH

at 40°C

Note2 : For storage condition Ta at -30°C < 48h , at 80°C < 100h

For operating condition Ta at -20°C < 100h


- Note3 : Background color changes slightly depending on ambient temperature. This phenomenon is reversible.
- Note4 : The response time will be slower at low temperature.

Note5 : Only operation is guarantied at operating temperature. Contrast,

response time, another display quality are evaluated at +25°C

Note6 :

 LED BL : When LCM is operated over 40°C ambient temperature, the I_{LED} of the LED back-light should be follow :



Note7 : This is panel surface temperature, not ambient temperature. Note8 :

• LED BL:When LCM be operated over than 40°C, the life time of the LED back-light will be reduced.

ltem	Symbol	Ratings	Unit	Remark
Pulse Forward Current	IF	100	mA	
Forward Current	IF	30	mA	
Reverse Voltage	VR	35	V	
Power Dissipation	Po	0.84	W	

4.1.3 LED back-light Unit Absolute max. ratings

4.2 Electrical characteristics

Typical operating conditions (VSS=0V) Item Symbol Min. Typ. Max. Unit					Domorle		
Item		Symbol	Min.	Тур.	Max.	Unit	Remark
Power supp	ly	VDD	3.0	3.3	5.0	V	
Input Voltage	H Level	VIH	2.0	-	5.5	V	Note 1
for logic	L Level	V _{IL}	VSS	-	0.8	V	Note 1
Output Voltage for	H Level	V _{OH}	2.4	-	VDD	V	Note 2
Logic	L Level	V _{OL}	VSS		0.4	V	Note 2
Power Supply current		IDD	-	450	-	mA	Note 3


4.2.1 DC Electrical characteristic of the LCD

Note1: With 5V Tolerance Input , /CS, /WR,/RD,RS,DB0~DB17,TPCS, SK ,DI,DO,IRQ Note2: DB0~DB17

Note3: fv =60Hz , Ta=25°C , Display pattern : All Black


Paramenter	Symbol	Min.	Тур.	Max.	Unit	Condiction		
LED voltage	Vak	-	23.1		V	Ι _{LED} =20mA,Ta=25°C		
LED forward current	I. _{LED} .		20		mA	Ta=25°C		
LED forward current	I. _{LED} .	-	15		mA	Ta=60°C		

4.2.2 Electrical characteristic of LED Back-light




■ The constant current source is needed for white LED back-light driving.

When LCM is operated over 60°C ambient temperature, the $\mathsf{I}_{\mathsf{LED}}$ of the LED back-light



should be adjusted to 15 mA.



4.3.1 80 series Timing

Symbol	Parameter	Min	Тур	Max	Unit	Remark
t cycle	Enable cycle time	100	200		ns	
РѠнѡ	Enable high-level pulse width	66	70		ns	
PWLW	Enable low-level pulse width	33	130		ns	
tas	RS setup time	16	25		ns	
tан	RS hold time	16	45		ns	
tosw	Write data setup time	50	50		ns	
thwr	Write data hold time	40	50		ns	
tcsb-s	CSB setup time	16	20		ns	
t csb-h	CSB hold time	16	30		ns	

5 Optical specification

Ite	m	Symbol	Conditon	Min.	Тур.	Max.	Unit	Remark
Response	Rise	Tr	Θ=0°		15	20	ma	Noto 1 2 2 5
Time	Fall	Tf	9-0		35	50	ms	Note 1,2,3,5
Contras	trast ratio (Top Bottom		At optimized viewing angle	150	250			Note 1,2,4,5
	Тор				55			
Viewing	Bottom		CR≧ 10		35		dog	Note1,2, 5,6
Angle	Left		CR≦ 10		70		deg.	1010101, 2, 5, 0
	Right				70			
Bright LED Witho	BL	Y.L	I _{LED} =20mA, 25℃		300		cd/ m²	Note 7
Bright LED With	BL	Y.L	l _{∟ED} =20mA, 25°C		240		cd/ m²	Note 7
Dod obro	motioity	XR		(0.585)	(0.615)	(0.645)		Niete 7
Red chro	maticity	YR		(0.314)	(0.344)	(0.374)		Note 7
Green chr	omaticity	XG		(0.277)	(0.307)	(0.337)		For reference
Green chi	omaticity	YG	Θ=0°	(0.532)	(0.562)	(0.592)		only. These data should
	Blue chromaticity		0-0	(0.103)	(0.133)	(0.163)		be update
				(0.120)	(0.150)	(0.180)		according the
White chr	omaticity	Xw		(0.279)	(0.309)	(0.339)		prototype.
winte chi	omationy	Yw		(0.320)	(0.350)	(0.380)		p. c.c., pc.

5.1 Optical characteristic :


()For reference only. These data should be update according the prototype. Note 1:

• LED BL : Ambient temperature=25 ,and lamp current I_{LED}=20mA.To be measured in the dark room.

Note 2:To be measured on the center area of panel with a viewing cone of 1°by Topcon luminance meter BM-7,after 10 minutes operation.

Note 3.Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white"(falling time) and from "white" to "black" (rising time),respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 4.Definition of contrast ratio:

Contrast ratio is calculated with the following formula.


Contrast ratio(CR)= Photo detector output when LCD is at "White" state Photo detector Output when LCD is at "Black" state

Note 5:White Vii=Viis0 +1.5V


Black V_i=V_{i50} +2.0V

 V_{i50} : The analog input voltage when transmission is 50%. The 100% Transmission is defined as the transmission of LCD panel when all the Input terminals of module are electrically opened.

Note 6.Definition of viewing angle, Refer to figure as below.



Note 7.Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.




5.2 Optical characteristic of the LED Back-light

ITEM	MIN	TYP	MAX	UNIT	Condition
Bare Brightness		3300		Cd/m2	I _{LED} = 20 mA,Ta=25
AVG. X of 1931 C.I.E.	(0.26)	(0.29)	(0.32)		I _{LED} = 20 mA,Ta=25
AVG. X of 1931 C.I.E.	(0.25)	(0.28)	(0.31)		I _{LED} = 20 mA,Ta=25
Brightness Uniformity	80			%	I _{LED} = 20 mA,Ta=25

()For reference only. These data should be update according the prototype.

Note1 : Measurement after 10 minutes from LED BL operating.

Note2 : Measurement of the following 9 places on the display.



Note3: The Uniformity definition (Min Brightness / Max Brightness) x 100%

Parameter	Condition	Standard Value
Terminal Resistance	X Axis	500 ~ 1400 Ω
Terminal Resistance	Y Axis	100 ~ 700 Ω
Insulating Resistance	DC 25 V	More than 20M Ω
Linearity		±1.5 %
Notes life by Pen	Note a	100,000 times(min)
Input life by finger	Note b	1,000,000 times (min)

5.3 Touch Panel Electrical Specification

Note A.

Notes area for pen notes life test is 10 x 9 mm.

Size of word is 7.5×6.72

Shape of pen end : R0.8

Load : 250 g

Note B

By Silicon rubber tapping at same point


Shape of rubber end : R8

Load : 200g

Frequency : 5 Hz

Interface

No.	Symbol	Function
1	XR	Touch Panel Right Signal in X Axis
2	YD	Touch Panel Bottom Signal in Y Axis
3	XL	Touch Panel Left Signal in X Axis
4	YU	Touch Panel Top Signal in Y Axis



6 Interface specifications


6.1	Driving signals f	for the TFT	panel
••••			P

0.1	2		for the FFT parter		r
Pin no	Symbol	I/O	Desc	ription	Remark
1~2	VSS		GND		
3	LED A/PWM		Without LED driver	LED Anode	
	-		With LED Driver	PWM	Default
4	LED_K		Without LED driver	LED Cathode	
			With LED Driver	Must be OPEN	Default
5	/RESET	Ι	Reset signal for TFT LCD of	controller	
6	RS	Ι	Register and Data select for	or TFT LCD controller	
7	/CS	Ι	Chip select low active sign	al for TFT LCD controller	
8	/WR(E)	I	80mode : /WR low act controller 68mode : E signal latch on	ive signal for TFT LCD	
9	/RD(R/W)	I		ive signal for TFT LCD	
10 ~ 27	DB0 ~ DB17	I/O	Data Bus		
28	65K/262K	Ι	Select colors data format H : 262K L : 65K		
29	VSS		GND		
30	SK/X1	I	Serial clock for Touch pa Touch Panel Left Signal in		
31	DO/X2	-	Data Output for Touch pa Touch Panel Right Signal in		
32	DI / Y1	-	Data In for Touch panel c Touch Panel Upper Signal		
33	TPCS / Y2	-	Chip Select for Touch par Touch Panel Lower Signal		
34	IRQ	-	Interrupt for Touch panel co	ontroller	
35 ~ 37	VDD		Power supply for the logic	(3.3V)	
38 ~ 40	VSS		GND		
		00	INT for Touch Danal contro	U TOOO040	


30~33 : SK, DO, DI, CS, INT for Touch Panel controller TSC2046

/ X1, X2, Y1, Y2 for Touch Panel (without TSC2046)

7 BLOCK DIAGRAM




8 Interface Protocol




8.1 18Bit-80/68-Write to Command Register


8.2 18Bit-80/68-Write to Display RAM




8.3 16Bit-80/68- Write to Command Register




8.4 16Bit-80/68-Write to Display RAM




8.5 9Bit-80/68- Write to Command Register




8.6 9Bit-80/68-Write to Display RAM



8.7 8Bit-80/68- Write to Command Register



8.8 8Bit-80/68-Write to Display RAM



8.9 Data transfer order Setting

8.9.1 18 bit interface 262K color only (Pin28 65K/262K =High)

										•					•				
Ľ	ЭВ	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0

8.9.2 16 bit interface 65K color (Pin28 65K/262K =Low)

						•					,					
DB	15															
	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	B 3	B2	B1	B0

8.9.3 16 bit interface 262K color (Pin28 65K/262K =High)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 ^{,st} data	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R5	R4
2 nd data	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0

8.9.49 bit interface 262K color only (Pin28 65K/262K =High)

						-	<i>,</i> ,					J /				
DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1. st data	Х	Х	Х	Х	Х	Х	Х	R5	R4	R3	R2	R1	R0	G5	G4	G3
2 nd data	Х	Х	Х	Х	Х	Х	Х	G2	G1	G0	B5	B4	B3	B2	B1	B0

8.9.58 bit interface 65K color (Pin28 65K/262K =Low)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 ^{,st} data	Х	Х	Х	Х	Х	Х	Х	Х	R4	R3	R2	R1	R0	G5	G4	G3
2 nd data	Х	Х	Х	Х	Х	Х	Х	Х	G2	G1	G0	B4	B3	B2	B1	B0

8.9.68 bit interface 262K color (Pin28 65K/262K =High)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 st data	v	v	13 V	V	v	V	v	v	1	0	0	•	5	-	R5	R4
									R3	DO	D1	R0	G5	G4	G3	G2
	X	X	X	X	X	X	X	X	RJ	RZ	RI					
3 ^{ra} data	Х	Х	Х	Х	Х	Х	Х	Х	G1	G0	B5	B4	B3	B2	B1	B0

9 Register Depiction

		-								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
00	00		1	MSB of	X-axis	start r	ositior	1		
Description	set the ho	orizonta								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
01	00			LSB of						
Description	set the ho	orizonta	lls star	t positio	on of di	splay a	active r	egion		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
02	01			MSB of	f X-axis	s end p	osition			
Description	set the ho	orizonta	ls end	positio	n of dis	splay a	ctive re	egion		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
03	3F			LSB of	X-axis	end p	osition			
Description	set the ho	orizonta	ls end	positio	n of dis	splay a	ctive re	egion		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
04	00		1	MSB of	Y-axis	start p	ositior	1		
Description	set the ve	ertical s								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
05	00			LSB of						
Description	Set the ve	ertical s	start po	sition c	of displa	ay activ	ve regi	on		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
06	00			MSB of	f Y-axis	s end p	osition			
Description	set the ve	ertical e	nd pos	ition of	displa	y activ	e regio	n		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
07	EF			LSB of	Y-axis	end p	osition			
Description	Set the ve	ertical e	end pos	sition o	f displa	y activ	e regio	n		

To simplify the address control of display RAM access, the window area address function allows for writing data only within a window area of display RAM specified by registers REG[00]~REG[07].

After writing data to the display RAM, the Address counter will be increased within setting window address-range which is specified by


MIN X address (REG[0] & REG[1])

MAX X address (REG[2] & REG[3])

MIN Y address (REG[4] & REG[5])

MAX Y address (REG[6] & REG[7])

Therefore, data can be written consecutively without thinking the data address.



Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
08	01	Х	Х	Х	Х	Х	х	_	IXSize te[1:0]	
Description	Set the p	anel X	size							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
09	40			_Par	nelXSiz	ze L_By	/te[7:0]			
Description	Set the p	anel X	size							

The register REG[08] and REG[09] is use to calculate the RAM address. If you want to use the TFT as Landscape mode (320x240), the REG[08] & RGE[09 must set to 320. If you want to use the TFT as Portrait mode (240x320), the REG[08] & RGE[09] must set to 240.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0A	00	Х	х	Х	Х	х	memo	':16] bit ory write address	e start	
Description	Memory	write st	art add	lress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0B	00		[15:8]	bits of	memo	ry write	start a	ddress		
Description	Memory	write st	art add	lress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0C	00		[7:0]	bits of	memor	y write s	start ad	Idress		
Description	Memory	write st	art ado	lress						

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
0x10	0x0D	Bit_SWAP	OUT_TEST	BUS	SEL	Blanking	P/S_SEL	CLK	SEL				
	are for s 00 : 20M "0x10_p interface	 "0x10_Clk_sel[1:0]" : The TFT controller built-in 40Mhz PLL clock. These bits are for select the TFT panel dot clock frequency. 00 : 20Mhz 01: 10Mhz 02: 5 Mhz "0x10_ps_sel[2]" : The TFT controller support parallel and serial RGB interface. These bits are for select the output timing. 0 : serial Panel 1: Parallel panel 											
Description		0x10_blanking_tmp[3]") : OFF (blanking) 1: ON (normal operation)											
Description	00=R,0	"0x10_bus_sel[5:4]" : It only for serial Panel 00=R , 01=G , 10=B											
	0 : norm When se	al operat	" : Self tes ion 1: for t to "1" , the)])	est (do									
			7]" : 0-norr										
	The defa	ault setting	g is suitabl	e for A	M3202	40N1. D	on't nee	d to mo	odify it.				
Register Address (Hex)	Default (Hex)	1 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark											
0x11	00 X X EVEN _ODD												
Description	" Even li panel 000: RG		al panel da	ata out	sequer	nce or da	ata bus c	order of	paralle	el			

001: RBG
010: GRB
011: GBR
100: BRG
101: BGR
Others: reserved
Odd line of serial panel data out sequence
000: RGB
001: RBG
010: GRB
011: GBR
100: BRG
101: BGR
Others: reserved
Must Set to 0x05 for AM320240N1

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x12	00					Hsy	nc_st⊦	I_Byte	[3:0]	
Description	For TFT of Hsync sta The defa	art posi	tion H-	Byte	for AN					nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x13	00				nc_stL	_Byte[[7:0]			
Description	For TFT of Hsync sta The defai	art posi	tion Ľ-l	Byte	for AN	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x14	00					Hsyr	nc_pwł	H_Byte	e[3:0]	
Description	For TFT of Hsync pu The defai	lse wid	lth H-B	yte	for AN	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x15	10			Hsyr	າc_pwl	Byte	[7:0]			
Description	Hsync pu	Hsync_pwL_Byte[7:0] FT output timing adjust: c pulse width L-Byte default setting is suitable for AM320240N1. Don't need to modify it.								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x16	00					Had	ct_stH	_Byte[3:0]	

Description	For TFT output timing adjust: DE pulse start position H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x17	38										
Description	DE pulse	For TFT output timing adjust: DE pulse start position L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x18	01					Hac	:t_pwH	_Byte	[3:0]		
Description	For TFT of DE pulse The defai	width I	H-Byte	-	for AN	132024	0N1. D	on't ne	ed to n	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x19	40			Hac	t_pwL	_Byte[7:0]				
Description	DE pulse	40 Hact_pwL_Byte[7:0] For TFT output timing adjust: DE pulse width L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1A	01					Ht	otalH_	Byte[3	:0]		
Description	Hsync tot	al cloc	utput timing adjust: Il clocks H-Byte It setting is suitable for AM320240N1. Don't need to modify it.								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1B	B8			Ht	otalL_	Byte[7	:0]				
Description	For TFT of Hsync tot The defa	al cloc	ks H-B	yte	for AN	132024	0N1. D	on't ne	ed to n	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1C	00	Vsync_stH_Byte[3:0]									
Description	For TFT output timing adjust: Vsync start position H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										

	-								1	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1D	00			Vsy	nc_stL	_Byte	7:0]		•	
Description	For TFT of Vsync sta The defau	art posi	tion Ľ-ł	Byte	for AN	132024	0N1. D	on't ne	ed to r	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1E	00					Vsyr	nc_pwł	H_Byte	e[3:0]	
Description	For TFT o Vsync pu The defai	lse wid	th H-B	yte	for AN	132024	0N1. D	on't ne	ed to r	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1F	08			Vsyr	nc_pwl	Byte	[7:0]	·		
Description	Vsync pu	For TFT output timing adjust: Vsync pulse width L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x20	00					Vac	ct_stH_	_Byte[3:0]	
Description	For TFT of Vertical D The defai)E puls	e start	positio			0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x21	12			Va	ct_stL_	Byte[7	7:0]			
Description	For TFT of Vertical D The defai)E puls	e start	positio			0N1. D	on't ne	ed to r	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x22	00					Vac	t_pwH	_Byte	[3:0]	
Description	For TFT of Vertical A The defau	ctive w	vidth H	-Byte	for AN	32024	0N1. D	on't ne	ed to r	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x23	F0				:t_pwL	_Byte[7:0]			
Description	For TFT output timing adjust: Vertical Active width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x24	01					Vt	otalH_	Byte[3	:0]	
Description	For TFT of Vertical to The defai	otal wic	lth H-B	yte	for AN	132024	0N1. D	on't ne	ed to r	nodify it.
Register	Defeult									
Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
Address		DB7	DB6	_		DB3 Byte[7:		DB1	DB0	Remark

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
26	00	х	х	Х	Х	Х	mem	':16] bit ory read address	d start	
Description	Memory	read st	art add	lress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
27	00		[15:8]	bits of	memo	ry write	start a	ddress		
Description	Memory	read st	art add	lress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
28	00		[7:0]	bits of	memor	y write s	start ad	Idress		
Description	Memory	read st	art add	lress						

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
29	00			[7:1	I] Reve	ersed				
Description	[0] Load effect	l outpu	t timing	relate	d settir	ng (H sy	nc., V s	sync. ar	nd DE)	to take

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2A	00	Х		-	[estPa	tternRo	out[6:0]		
Description	When " F The Rou	-		_						

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2B	00	Х		٦	[estPa	tternGo	out[6:0]		
Description	When " F The Gou									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
Address		DB7 X	DB6			DB3 tternBo			DB0	Remark

If you set the "REG[0x10]_out_test[6]" : Self test =1 , the TFT controller will skip the connect of the display RAM. The Output port will send the REG[2A] ,REG[2B],REG[2C] data.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2D	00	Х	Х	Х	Х	[3]	Rising/falling edge[2]	_	tate :0]	
Description	0: TFT F 1: TFT F Rising/fa 0: The F	POWEF OWEF alling e RGB ou (GB ou 1:0]: te 0 de te 90 d te 270	R circui dge[2] t put c t put c gree egree degree	t OFF t ON : lata are lata are	e on th	e Risir	Power ON/OF	DCLK.		

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
30	00	Х	Х	Х	Х	х	H-C	_H byte Dffset[3		
Description	Set the ⊢	lorizont	al offse	et						

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
31	00			_L	byte H	-Offset[7	7:0]			
Description	Set the ⊢	lorizon	tal offse	et						

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
32	00	Х	Х	Х	Х	Х	V-C	_H byte Dffset[3		
Description	Set the V	'ertical	offset							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
33	00				byte V	-Offset[7	7:0]			
Description	Set the V	'ertical	offset							

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
34	00		[7:4	l] Rese	erved		'H	_H byte -def[3:		
Description	[3:0] MS	SB of in	hage h	orizonta	al phys	ical resc	lution i	in mem	nory	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
35	40			_L	_ byte I	H-def[7:	0]			
Description	[7:0] LSB	s of ima	ige hor	izontal	physic	al resolu	ition in	memo	ry	

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
36	01		[7:4	I] Rese	erved		V	_H byte -def[3:		
Description	[3:0] MS	SB of in	nage ve	ertical p	ohysica	l resolut	ion in r	nemor	у	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
37	E0			_	_ byte `	V-def[7:	0]			
Description	[7:0] LSE	B of ima	ige ver	tical ph	ysical i	resolutio	n in me	emory		

The total RAM size is 640x240x18bit. The user can arrange the Horizontal ram size by REG[34],REG[35] and the Vertical ram size by REG[36],REG[37].

EX: 320x480x18bit REG[34]=0x01 , REG[35]=0x40 , REG[36]=0x01 , REG[37]=0xE0 EX: 640x240x18bit. REG[34]=0x02 , REG[35]=0x80 , REG[36]=0x00 , REG[37]=0xF0

		-																	
	Color &								D			L							
	Gray								_			_							
	Scale	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(61)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	:	:	:		:	:	:	:	:							:	:	:	:
Reu	Red(31)	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	•••	:	:		:		:	:		:	:	:
	Red(1)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(61)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green	:	:	:	:	:	:	:	•••	:	:	:	:	:	:	:	:	:	:	:
Green	Green(31)	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	:	:	•••	•••			:	•••	:	•••	•••	•••	•••	•••	•••	:	:	:	:
	Green(1)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue	:	•••	•••	•••	•••	•••	•••		•••	•••	•••	•••	•••	•••	••		:	:	
Diue	Blue(31)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
		:		:	:	:	:	•••	:	:	:	:	:	:	:	:	:	:	:
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

DISPLAYED COLOR AND INPUT DATA

10 QUALITY AND RELIABILITY

10.1 TEST CONDITIONS

Tests should be conducted under the following conditions : Ambient temperature : $25 \pm 5^{\circ}C$ Humidity : $60 \pm 25\%$ RH.

10.2 SAMPLING PLAN


Sampling method shall be in accordance with MIL-STD-105E , level II, normal single sampling plan .

10.3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

10.4 APPEARANCE

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under flourescent light. The inspection area of LCD panel shall be within the range of following limits.



10.5 INSPECTION QUALITY CRITERIA

No.	ltem	Criterion	for defects	Class of Defect	Accept able level
1	Non display	No non display is allowed		Major	0.4
2	Irregular operation	No irregular operation is all	owed	Major	0.4
3	Short	No short are allowed		Major	0.4
4	Open	Any segments or commor are rejectable.	n patterns that don't activate	Major	0.4
5	Black/White spot (I)	Size D (mm) $D \le 0.1$ $0.1 < D \le 0.15$ $0.15 < D$ x 1: The distance of two defects	Acceptable number Ignore 2 × 1 0 s must be more than 20mm.	Minor	1.5
		Bright dot	1		
6	Dot Defect	Dark dot	N≦ 3	Minor	1.5
0	DOI Deleci	Total dot defect (Bright dot + Dark dot)	N≦ 4	IVIIIIOI	1.5
		Minimum distance betweer dark dot and dark dot	0.1 < D≧ 0.3mm,N≧ 2		
7	Back Light	 No Lighting is rejectable Flickering and abnormal 		Major	0.4
8	Display pattern	$\frac{A+B}{2} \le 0.30 \text{ O} < C$	$\frac{D+E}{2} \le 0.25 \frac{F+G}{2} \le 0.25$	Minor	1.5
9	Blemish & Foreign matters Size: $D = \frac{A+B}{2}$	Size D (mm) $D \le 0.15$ $0.15 < D \le 0.20$ $0.20 < D \le 0.30$ $0.30 < D$	Acceptable number Ignore 3 2 0	Minor	1.5

10	Scratch on Polarizer $A \rightarrow B$	Width (mm)Length (mm)Acceptable numberW \leq 0.03L \leq 2.02Note: The distance of two defects must be more than 20mm.	Minor	1.5
11	Bubble in polarizer	Zone A Active area : No bubble are allowed. Zone B Viewing area: ≤ 0.05 mm ² , N ≤ 1		1.5
12	Stains on LCD panel surface	Stains that cannot be removed even when wiped lightly with a soft cloth or similar cleaning too are rejectable.		1.5
13	Rust in Bezel	Rust which is visible in the bezel is rejectable.		1.5
14	Defect of land surface contact (poor soldering)	Evident crevices which is visible are rejectable.		1.5
15	Parts mounting	 Failure to mount parts Parts not in the specifications are mounted Polarity, for example, is reversed 		0.4
16	Parts alignment	 LSI, IC lead width is more than 50% beyond pad outline. Chip component is off center and more than 50% of the leads is off the pad outline. 		1.5
17	Conductive foreign matter (Solder ball, Solder chips)	 0.45<φ ,N≧ 1 0.30<φ≤0.45 ,N≧ 1 φ:Average diameter of solder ball (unit: mm) 0.50<l ,n≧="" 1<="" li=""> </l>	Major Minor Minor	0.4 1.5 1.5
18	Faulty PCB correction	 L: Average length of solder chip (unit: mm) 1. Due to PCB copper foil pattern burnout, the pattern is connected, using a jumper wire for repair; 2 or more places are corrected per PCB. 2. Short circuited part is cut, and no resist coating has been performed. 	Minor Minor	1.5

11 RELIABILITY TEST CONDITIONS

ITEM	CONDITIONS	NOTE
HIGH TEMPERATURE OPERATION	70℃,240Hrs	
HIGH TEMPERATURE AND HIGH HUMIDITY OPERATION	60℃,90%RH,240Hrs	
HIGH TEMPERATURE STORAGE	80℃,240Hrs	
LOW TEMPERATURE OPERATION	-20℃,240Hrs	
LOW TEMPERATURE STORAGE	-30°C,240Hrs	
THERMAL SHOCK	-30°C(1Hr) ~80°C(1Hr) 200Cycle	

12 USE PRECAUTIONS

12.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

12.2 Installing precautions

1) The PCB has many ICs that may be damaged easily by static electricity. To prevent

breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. $1M\Omega$ and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.

- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

12.3 Storage precautions

- 1) Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.
- 3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

12.4 Operating precautions

- Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- 3) The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or

less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.

- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

12.5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one year warrantee for all products and three months warrantee for all repairing products.

13 OUTLINE DIMENSION