

AMP DISPLAY INC.

SPECIFICATIONS

5.7-inColor TFT MODULE

CUSTOMER:	
CUSTOMER PART NO.	
AMP DISPLAY PART NO.	AM-320240NTMCW-00H
APPROVED BY:	
DATE:	
	ROVED FOR SPECIFICATIONS ROVED FOR SPECIFICATION AND PROTOTYPES

AMP DISPLAY INC

9856 SIXTH STREET RANCHO CUCAMONGA CA 91730 TEL: 909-980-13410 FAX: 909-980-1419 WWW.AMPDISPLAY.COM

RECORD OF REVISION

Revision Date	Page	Contents	Editor
2006/1/3	-	New Release	Kokai
2006/3/27		Modify CCFL B/L data	Kokai
		Modify Optical data	
2006/6/5		Add INSPECTION QUALITY CRITERIA No21	Kokai
2007/7/18	8	Modify LCD Viewing Angle	Edward

1 Features

5.7 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) module. This module is composed of a 5.7" TFT-LCD panel, a driver circuit and backlight unit.

(1) Construction: 5.7" a-Si color TFT-LCD, White CCFL Backlight and PCB.

(2) Resolution (pixel): 320(R.G.B) X240

(3) Number of the Colors : 262K colors (R, G, B 6 bit digital each)

(4) LCD type: Transmissive Color TFT LCD (normally White)

(5) Interface: 40 pin

(6) Power Supply Voltage: 3.3V single power input. Built-in power supply circuit.

(7) Viewing Direction: 6 O'clock (The direction it's hard to be discolored)

2 Physical specifications

Item	Specifications	Unit	
Display resolution(dot)	960 (W) x 240(H)	mm	
Active area	115.2 (W) x 86.4 (H)	mm	
Screen size	5.7(Diagonal)	mm	
Pixel size	120 (W) x 360 (H)	um	
Color configuration	R.G.B stripe		
Overall dimension	131.0(W)x102.2(H)x10.9(D)	mm	
Weight	T.B.D	mg	
Backlight unit	CCFL		

3 Electrical specification

Date: 2007/7/18

3.1 Absolute max. ratings

3.1.1 Electrical Absolute max. ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	VDD	VSS=0	-0.3	6.0	V	
Input voltege	V _{in}		-0.3	VDD+0.3	V	Note 1

Note1:Hsync, Vsync, DEN, DCLK, R0~R5, G0~G5, B0~B5

3.1.2 Environmental Absolute max. ratings

_	OPER	OPERATING STORAGE		RAGE		
Item	MIN	MAX	MIN	MAX	Remark	
Temperature	-20	70	-30	80	Note2,3,4,5,6,7,8	
Humidity	No	te1	No	te1		
Corrosive Gas	Not Acc	eptable	Not Acceptable			

Note1: Ta <= 40°C: 85% RH max

Ta > 40° C : Absolute humidity must be lower than the humidity of 85%RH at 40° C

Note2 : For storage condition Ta at -30° C < 48h , at 80° C < 100h For operating condition Ta at -20° C < 100h

Note3: Background color changes slightly depending on ambient temperature. This phenomenon is reversible.

Note4: The response time will be slower at low temperature.

Note5 : Only operation is guarantied at operating temperature. Contrast , response time, another display quality are evaluated at +25°C

Note6 : When LCM is operated over 60° C ambient temperature, the I_L of the CCFL back-light should be adjusted to 3mA max

Note7: This is panel surface temperature, not ambient temperature.

Note8: When LCM be operated less than 0°C, the life time of the CCFL back-light will be reduced. The rise time of the CCFL ON will be longer when the ambient temperature below 0°C and confirm the characteristics of inverter is nessary.

3.1.3 CCFL back-light Unit Absolute max. ratings

Item	Symbol	Min	Max	Unit	Remark
Lamp Current	IL	-	7.0	mArms	Note 1
Lamp Voltage	VL	ı	2000	Vrms	Note 2

Note1 : Please put your meter at GND cable to measurement.

Note2 : Apply to the connector of the back-light unit.

Date: 2007/7/18

3.2 Electrical characteristics

3.2.1 DC Electrical characteristic of the LCD

Typical operting conditions (VSS=0V)

Item	•	Symbol	Min.	Тур.	Max.	Unit	Remark
Power supp	VDD	3.0	3.3	3.6	V		
Input Voltage	H Level	V _{IH}	0.7 VDD	-	VDD	V	Note 1
for logic	L Level	V _{IL}	0	-	0.3 VDD	V	Note i
Power Supply current		IDD		45	55	mA	Note 2

Note1: Hsync, Vsync, DEN, DCLK, R0~R5, G0~G5, B0~B5

Note2: fv =60Hz , Ta=25°C , Display pattern : All Black

3.2.2 Electrical characteristic of Back-light

Paramenter	Symbol	Min.	Тур.	Max.	Unit	Remark
Lamp voltage	V_L	-	650	-	Vrms	
Lamp current	ΙL	2.5	6.0	6.5	mArms	Note7,8
Frequency	FL		55		KHz	Note 4
		-	-	1300	Vrms	Note1,5
Lamp starting voltage	Vs	-	-	1450	Vrms	Note2,5
voltage		-	-	1600	Vrms	Note3,5
Lamp life time		-	30,000	-	Hr	Note 6

()For reference only. These data should be update according the prototype.

Note 1:Ta=25°C

Note 2:Ta=0°C

Note 3:Ta=-20°C

- Note 4:The lamp frequency should be selected as different as possible from display horizontal synchronous signal to avoid interference.
- Note 5: For starting the backlight unit, the output voltage of DC/AC's transformer Should be larger than the maximum lamp starting voltage.
- Note 6:The "Lamp life time" is defined as the module brightness decrease to 50% Original brightness at Ta=25°C, I_L=6mA.
- Note 7: Measurement of IL is provided for GND side of the CFL.
- Note 8: When I_L is over 6.0mA,it may cause uneven contrast near CFL location, due to heat dispersion from CFL.

3.3 AC Timing characteristic of the LCD


a. Timing condition

Signal	Parameter		Symbol	Min.	Тур.	Max	Unit.	Remark
DCLK	DCLK period	Tosc	-	156	-	ns		
	Frequency	Fosc	-	6.4	-	MHz		
	DCLK High plus wid	lth	Тсн	-	78	ı	ns	
	DCLK Low plus wid	th	TCL	-	78	-	ns	
RGB	Data setup time		Tsu	12	-	ı	ns	
DATA	Data hold time		THD	12	-	-	ns	
Hsync	Hsync period		Тн	_	408	-	Tosc	
	Hsync pulse width		THS	5	30	-	Tosc	
	Back-Parch		Тнв		38		Tosc	
	Front-Parch		THF		20		Tosc	
	Hsync rising time		TCr	-	-	700	ns	
	Hsync falling time		TCf	_	-	300	ns	
Vsync	Vsync period	NTSC		_	262.5	-	TH	
	vsyric period	PAL		-	312.5	1	TH	
	Vsync pulse width		Tvs	1	3	5	TH	
	Back-Porch	NTSC	Тув		15		Тн	
	Dack-i Olcii	PAL	1 4 D		23		TH	
	Display Period		TVD		240		Тн	
	Front Porch	NTSC	TVF		4.5		Тн	
		PAL			46.5		TH	
	Vsync rising time		TVr	-	-	700	ns	
	Vsync falling time		TVf	-	-	1.5	μ S	
	Vsync falling to Hsy time for odd field	Vsync falling to Hsync rising time for odd field			-	ı	Tosc	
	Vsync falling to Hsy time for even field		THVE	1	-	-	Tosc	
DEN	DEN Veyne DEN time		TVSE	-	18	-	Тн	
	Vsync-DEN time	PAL	TVSE	-	26	-	TH	
	Hsync-DEN time		THE	36	68	88	Tosc	
	DEN plus width		TEP	-	320	•	Tosc	

Note: If DEN is fixed to low, the SYNC mode is used. Otherwise DE mode is used. When SYNC mode is used, 1st data start from 68th CLK after Hsync falling


Horizontal display timing

Note: Data is latched rising edge trigger of CLK.




If DEN is fixed to low, the SYNC mode is used. Otherwise DE mode is used. When SYNC mode is used, 1st data start from 68th CLK after Hsync falling

Vertical display timing



Hsync and Vsync timing



4 Optical specification

4.1 Optical characteristic of the LCD

Item		Symbol	Conditon	Min.	Тур.	Max.	Unit	Remark		
Response	Rise	T _r	⊖=0°	-	15	30	ms	Note 1,2,3,5		
Time	Fall	T _f		-	35	50	ms	11016 1,2,3,5		
Contrast	ratio	CR	At optimized viewing angle	200	350	-		Note 1,2,4,5		
	Тор			55	60	_				
Viewing	Botto		00 > 40	45	50	_				
Angle	m		CR≧10	55	60	_	deg.	Note1,2, 5,6		
	Left Right			55	60	-				
Brightne	.cc	YL	I∟=5mA,25°C	256	280	-	cd/m ²	Note 7		
Brightile	555	ı L	I∟=6mA,25°C	320	350	-	cd/m ²	NOIE /		
Red chrom	aticity	XR		0.610	0.640	0.670		Note 7		
Red Cilioni	alicity	YR		0.314	0.344	0.374		Note 7 For reference		
Green chron	naticity	XG		0.268	0.298	0.328		only. These		
Oreen chilon	Green chromaticity		⊖=0°	0.553	0.583	0.613		data should		
Blue chrom	Blue chromaticity		⊖=0°	0.102	0.132	0.162		be update		
		YB		0.107	0.137	0.167		according the		
White chron	White chromaticity		a chromaticity XW			0.282	0.312	0.342		prototype.
VVIIILE CIIIOII	ialicity	YW		0.299	0.329	0.359		prototypo.		

()For reference only. These data should be update according the prototype.


Note 1:Ambient temperature=25[°]C ,and lamp current I_L=6 mArms.To be measured in the dark room.

Note 2:To be measured on the center area of panel with a viewing cone of 1°by Topcon luminance meter BM-7,after 10 minutes operation.

Note 3. Definition of response time:

Date: 2007/7/18

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 4. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio(CR)= Photo detector output when LCD is at "White" state
Photo detector Output when LCD is at "Black" state

Note 5:White $V_i=V_{i50}+1.5V$

Date: 2007/7/18


Black V_i=V_{i50} +2.0V

"±"means that the analog input signal swings in phase with V_{COM} signal.


"_ " means that the analog input signal swings out of phase with V_{COM} signal.


 V_{i50} : The analog input voltage when transmission is 50%. The 100% Transmission is defined as the transmission of LCD panel when all the Input terminals of module are electrically opened.

Note 6.Definition of viewing angle, Refer to figure as below.



Note 7.Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.






4.2 Optical characteristic of the Back-light

ITEM	MIN	TYP	MAX	UNIT	NOTE
Bare Brightness	4000	4500		Cd/m2	IL=6.0 mA (Note 1)
Rise Time	-	3		Minute	IL=6.0 mA
					Brightness 80%
Brightness Uniformity	80	-	-	%	(Note 1,2,3)

^()For reference only. These data should be update according the prototype.

Note1: Measurement after 10 minutes from CFL operating.

Note2: Measurement of the following 9 places on the display.



Note3: The Uniformity definition (Min Brightness / Max Brightness) x 100%

5 Interface specifications

5.1 Driving signals for the TFT panel

 $\label{eq:JAE:FA5B040HF1R3000} \textit{(Suitable FPC:} t=0.3+\text{/-}0.03mm \text{ , } 0.5+\text{/-}0.03mm \text{ pitch)}$

Pin no	Symbol	I/O	Description	Remark
1~4	VDD		Power supply for the logic (3.3V)	
5	Hsync		Horizontal sync input in digital RGB mode	
6	DĚN	ı	Input data enable control	
7	VSS		GND	
8	DCLK	I	Clock signal. Latching data at the rising edge.	
9	VSS		GND	
10	Vsync	I	Vertical sync input in digital RGB mode.	
11	VSS		GND	
12	B5	I	Blue data	
13	B4	I		
14	В3	-		
15	VSS		GND	
16	B2		Blue data	
17	B1			
18	B0	- 1		
19	VSS		GND	
20	G5	-	Green data	
21	G4	-		
22	G3	-		
23	VSS		GND	
24	G2		Blue data	
25	G1	I		
26	G0			
27	VSS		GND	
28	R5		Red data	
29	R4			
30	R3			
31	VSS		GND	
32	R2	I	Red data	
33	R1	I		
34	R0	I		
35	NC		No connection	
36	VSS		GND	
37	NC		No connection	
38	NC		No connection	
39	NC		No connection	
40	NC		No connection	


5.2 Driving signals for the CCFL back-light

JST Housing: BHR-03VS-1

Pin no	Symbol	Level	Description	Remark
1	VL	-	Power supply for CFL	
2	NC	-	No connection	
3	GND	-	GND for CFL (OV)	

6 BLOCK DIAGRAM

Date: 2007/7/18



7 DISPLAYED COLOR AND INPUT DATA

	Color & Gray								D	ATA S	SIGNA	L							
	Scale	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(61)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(31)	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(1)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(61)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(31)	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(1)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Diue	Blue(31)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
	:	:		:		:	:						:		:	:		:	:
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

8 QUALITY AND RELIABILITY

8.1 TEST CONDITIONS

Tests should be conducted under the following conditions:

Ambient temperature : $25 \pm 5^{\circ}$ C Humidity : $60 \pm 25\%$ RH.

8.2 SAMPLING PLAN


Sampling method shall be in accordance with MIL-STD-105E, level II, normal single sampling plan.

8.3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

8.4 APPEARANCE

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under flourescent light. The inspection area of LCD panel shall be within the range of following limits.



8.5 INSPECTION QUALITY CRITERIA

No.	Item	Criterion for defects	Defect type
1	Non display	No non display is allowed	Major
2	Irregular operation	No irregular operation is allowed	Major
3	Short	No short are allowed	Major
4	Open	Any segments or common patterns that don't activate are rejectable.	Major
5	Black/White spot (I)		Minor
6	Black/White line (I)	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Minor
7	Black/White sport (II)		Minor
8	Black/White line (II)	$ \begin{array}{ c c c c c c } \hline Length \ (mm) & Width \ (mm) & Acceptable \ number \\ \hline 20 < L & 0.05 < W \leq 0.07 & 5 \\ 10 < L \leq 20 & 0.07 < W \leq 0.09 & 3 \\ 5.0 < L \leq 10 & 0.09 < W \leq 0.10 & 2 \\ L \leq 5.0 & 0.10 < W \leq 0.15 & 1 \\ \hline \end{array} $	Minor
9	Back Light	No Lighting is rejectable Flickering and abnormal lighting are rejectable	Major
10	Display pattern	Note: 1. Acceptable up to 3 damages 2. NG if there're to two or more pinholes per dot	Minor

11	Blemish & Foreign matters Size: $D = \frac{A+B}{2}$	Size D (mn D ≤ 0.15 0.15 < D ≤ 0.20 0.20 < D ≤ 0.30 0.30 < D	n)	Ac	ceptable number Ignore 3 2 0	Minor
12	Scratch on Polarizer	W≤0.03 Igno 0.03 L ≤ 2 L > 2 L > 2 0.05 L > 1 L > 1 L ≤ 1		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Minor
13	Bubble in polarizer	Size D (mn $D \le 0.20$ $0.20 < D \le 0.50$ $0.50 < D \le 0.80$ 0.80 < D	n)	Ac	Ignore 3 2 0	Minor
14	Stains on LCD panel surface	Stains that cannowith a soft cloth of	Minor			
15	Rust in Bezel	Rust which is vis	Minor			
16	Defect of land surface contact (poor soldering)	Evident crevices	Minor			
17	Parts mounting	Failure to mou Parts not in the Polarity, for ex	Major Major Major			
18	Parts alignment	LSI, IC lead outline. Chip compone the leads is component.	Minor			
19	Conductive foreign matter (Solder ball, Solder chips)	1. 0.45< φ 2. 0.30< φ <0.45 φ :Average d 3. 0.50 <l average="" l:="" le<="" td=""><td>Major Minor Minor</td></l>	Major Minor Minor			
20	Faulty PCB correction	Due to PCB connected, uplaces are connected. Short circuited been perform	Minor Minor			

		The TFT The acce					
21	Defect Dot	Bright dot	Dark dot	Total dot	Distance between Dark dark	N	Minor
		2	3	4	L≧5 mm		

9 Reliability test items (Note2):

No.	Test items	Conditions	Remark
1	High temperature storage	Ta=80°C 240Hrs	
2	Low temperature storage	Ta=-30°C 240Hrs	
3	High temperature operation	Ta=70°C 240Hrs	
4	Low temperature operation	Ta=-20°C 240Hrs	_
5	High temperature and high humidity	Ta=40°C,85% RH 240Hrs	Operation
6	Heat shock	-30°C~80°C/200 cycles 1Hrs/cycle	Non-operation
7	Electrostatic discharge	Non-operation	
8	Vibration	Frequency range :8~33.3Hz Stoke :1.3mm Sweep :2.9G,33.3~400Hz Cycle :15 minutes 2 hours for each direction of X,Z 4 hours for Y direction	JIS C7021, A-10 Condition A
9	Mechanical shock	100G, 6ms,±X, ±Y,±Z 3 times for each direction	JIS C7021, A-7 Condition C
10	Vibration (With carton)	Random vibration: 0.015G ² /Hz from 5~200Hz -6dB/octave from 200~500Hz	IEC 68~34
11	Drop (with carton)	Height:60cm 1 corner,3 edges,6 surfaces	JIS Z0202

10 USE PRECAUTIONS

10.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

10.2 Installing precautions

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. $1M\Omega$ and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

10.3 Storage precautions

- 1) Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.

3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.


10.4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

10.5 Other

- Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.

11 OUTLINE DIMENSION



Date: 2007/7/18

