

AMP DISPLAY INC.

SPECIFICATIONS

5.7-in COLOR TFT MODULE W/ TOUCH

CUSTOMER:	
CUSTOMER PART NO.	
AMP DISPLAY PART NO.	AM-320240N1TMQW-TW0H(R)
APPROVED BY:	
DATE:	



APPROVED FOR SPECIFICATIONS

APPROVED FOR SPECIFICATION AND PROTOTYPES

AMP DISPLAY INC

9856 SIXTH STREET RANCHO CUCAMONGA CA 91730 TEL: 909-980-13410 FAX: 909-980-1419 WWW.AMPDISPLAY.COM

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

RECORD OF REVISION

Revision Date	Page	Contents	Editor
2007/8/7	-	New Release	Kokai
		TFT LCD controller + FFC (8bit 80 interface) + TP + Without TP controller	

1 Features

5.7 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) module. This module is composed of a 5.7" TFT-LCD panel, LCD controller, power driver circuit and backlight unit.

- 1.1 TFT Panel Feature :
 - (1) Construction: 5.7" a-Si color TFT-LCD, White LED / CCFL Backlight and PCB.
 - (2) Resolution (pixel): 320(R.G.B) X240
 - (3) Number of the Colors : 262K colors (R , G , B 6 bit digital each)
 - (4) LCD type : Transmissive Color TFT LCD (normally White)
 - (5) Interface: 24 pin pitch 1.0 FFC
 - (6) Power Supply Voltage: 3.3V single power input. Built-in power supply circuit.
 - (7) Viewing Direction: 6 O'clock (The direction it's hard to be discolored):
- 1.2 LCD Controller Feature:
 - (1) MCU interface 8/9/16/18 bit 80&68 series MCU interface.
 - (2) Display RAM size : 640x240x3x6 bits. Ex:320x240 two frame buffer with 262K colors.
 - (3) Arbitrary display memory start position selection.
 - (4) MCU interface : 8 bit 80 MPU interface.
 - (5) 8 bit / 16 bit interface support 65K (R5G6B5) /262K(R6G6B6) colors data format.
 - (6) 9 bit / 18 bit interface support 262K(R6G6B6) colors data format only.

2 Physical specifications

Item	Specifications	Unit	
Display resolution(dot)	960 (W) x 240(H)	Mm	
Active area	115.2 (W) x 86.4 (H)	Mm	
Screen size	5.7(Diagonal)	Mm	
Pixel size	120 (W) x 360 (H)	Um	
Color configuration	R.G.B stripe		
Overall dimension	131.0(W)x102.2(H)x14.5(D)	Mm	
Weight	T.B.D	Mg	
Backlight unit	LED		

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAYD

3 Default Setting & Option

• Interface :

The user can select the MCU interface by change the Jumper & Resister Array.

Setting	JP1	RA1	RA2	RA3	RA4	Remark
Interface Type						
80-18Bit interface	1,2 short	2K	OPEN	OPEN	OPEN	
	2,3 open	ohm				
80-16Bit interface	1,2 short	OPEN	2K	OPEN	OPEN	
	2,3 open		ohm			
80-9Bit interface	1,2 short	OPEN	OPEN	2K	OPEN	
	2,3 open			ohm		
80-8Bit interface	1,2 short	OPEN	OPEN	OPEN	2K	Default
	2,3 open				ohm	
68-18Bit interface	1,2 open	2K	OPEN	OPEN	OPEN	
	2,3 short	ohm				
68-16Bit interface	1,2 open	OPEN	2K	OPEN	OPEN	
	2,3 short		ohm			
68-9Bit interface	1,2 open	OPEN	OPEN	2K	OPEN	
	2,3 short			ohm		
68-8Bit interface	1,2 open	OPEN	OPEN	OPEN	2K	
	2,3 short				ohm	

• Connector

The user can select the connector type.

Option	Support interface	Remark
24 Pin FFC Cable (Pitch1.0x24pin)	80/68 8bit interface only	Default
34Pin Pin Header (Pitch 2.54 x 34 pin)	80/68 8/9/16/18 bit interface	

• Touch panel and Touch panel controller:

The user can select the with TP controller or without TP controller.

Pin Define	SK/X1	DO/X2	DI/Y1	TPCS/Y2	IRQ	Remark
Option						
Without TP	NC	NC	NC	NC	NC	
With TP / Without	X1	X2	Y1	Y2	NC	Default
TP controller						
With TP / With	SK	DO	DI	TPCS	IRQ	
TP controller						

If user want to change the default setting for mass production, please contact with Amprie. We'll apply a new P/N for you.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

4 Electrical specification

4.1 Absolute max. ratings

4.1.1 Electrical Absolute max. ratings

ltem	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	VDD	VSS=0	-0.3	5.5	V	
Input voltege	V _{in}		-0.3	VDD+0.3	V	Note 1

Note1: /CS,/WR,/RD,RS,DB0~DB7

4.1.2 Environmental Absolute max. ratings

_	OPERATING		STORAGE		
Item	MIN	MAX	MIN	MAX	Remark
Temperature	-20	70	-30	80	Note2,3,4,5,6,7
Humidity	No	Note1		te1	
Corrosive Gas	Not Acc	eptable	Not Acceptable		

Note1 : Ta <= 40°C : 85% RH max

 $Ta > 40^{\circ}C$: Absolute humidity must be lower than the humidity of

85%RH at 40°C

Note2 : For storage condition Ta at $-30^{\circ}C < 48h$, at $80^{\circ}C < 100h$


For operating condition Ta at -20°C < 100h


- Note3 : Background color changes slightly depending on ambient temperature. This phenomenon is reversible.
- Note4 : The response time will be slower at low temperature.
- Note5 : Only operation is guarantied at operating temperature. Contrast,

response time, another display quality are evaluated at +25°C

Note6 :

 LED BL : When LCM is operated over 40°C ambient temperature, the I_{LED} of the LED back-light should be follow :





The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

Note8 :

• LED BL:When LCM be operated over than 40°C, the life time of the LED back-light will be reduced.

4.1.3 LED back-light Unit Absolute max. ratings

Item	Symbol	Ratings	Unit	Remark
Peak forward Current	IF	350	mA	
Reverse Voltage	VR	30	V	
Power Dissipation	Ро	1.2	W	

4.2 Electrical characteristics

4.2.1 DC Electrical characteristic of the LCD

Item		Symbol	Min.	Тур.	Max.	Unit	Remark
Power supp	ly	VDD	3.1	5.0	5.2	V	
Input Voltage for logic	H Level	VIH	2.0	-	5.5	V	Note 1
	L Level	VIL	VSS	-	0.8	V	INOLE I
Output Voltage for Logic	H Level	V _{он}	2.4	-	VDD	V	Note 2
	L Level	V _{ol}	VSS		0.4	V	note 2
Power Supply current		IDD	-	150	-	mA	Note 3

Typical operting conditions (VSS=0V)


Note1: With 5V Tolerance Input , /CS, /WR,/RD,RS,DB0~DB17 Note2: DB0~DB17


Note3: fv =60Hz , Ta=25°C , VDD=3.3V , DCLK=10MHz, PLL frequency=40MHz,

Display pattern : All Black

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY


4.2.2 Electrical characteristic of LED Back-light									
Paramenter	Symbol	Min.	Тур.	Max.	Unit	Condiction			
	M		10 5	10	M	I _{LED}			
LED voltage	V _{ak}		10.5	12	V	=140mA,Ta=25°C			
LED forward current	I _{LED}		126	140	mA	Ta=25°C			
	I _{LED}		84	105	mA	Ta=60°C			
					11.	I _{LED}			
Lamp life time		30,000	-	-	Hr	=126mA,Ta=25°C			





The constant current source is needed for white LED back-light driving.


When LCM is operated over 60°C ambient temperature, the I_{LED} of the LED



back-light should be adjusted to 105mA max

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

3.3 AC Timing characteristic of the Graphic TFT LCD controller




4.3 80 series Timing

Symbol	Parameter	Min	Тур	Max	Unit	Remark
tcycle	Enable cycle time	100	200		ns	
РѠнѡ	Enable high-level pulse width	66	70		ns	
PWLW	Enable low-level pulse width	33	130		ns	
tas	RS setup time	16	25		ns	
tан	RS hold time	16	45		ns	
tosw	Write data setup time	50	50		ns	
thwr	Write data hold time	50	40		ns	
tcsb-s	CSB setup time	16	20		ns	
t csb-h	CSB hold time	16	30		ns	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

4.4 68eries Timing



Symbol	Parameter	Min	Тур	Max	Unit	Remark
tcycle	Enable cycle time	100	200		ns	
РѠен	Enable high-level pulse width	66	70		ns	
PWEL	Enable low level pulse width	33	130		ns	
tase	RS setup time	16	25		ns	
t AHE	RS hold time	16	45		ns	
t DSWE	Write data setup time	50	50		ns	
the	Write data hold time	50	40		ns	
tcsb-s	CSB setup time	16	20		ns	
t csbh	CSB hold time	16	30		ns	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

5 Optical specification

5.1 Optical characteristic :

Item		Symbol	Conditon	Min.	Тур.	Max.	Unit	Remark
Response	Rise	Tr	⊖ =0 °	-	15	30	ms	Note 1,2,3,5
Time	Fall	T _f		-	35	50	ms	NOLE 1,2,3,5
Contrast r	atio	CR	At optimized viewing angle	200	350	-		Note 1,2,4,5
Viewing Angle	e m		CR≧10	55 45 55 55	60 50 60 60	- - -	deg.	Note1,2, 5,6
Brightness LED BL		YL	l _{LED} =126mA, 25℃	427.5	450	-	cd/m²	Note 7
Without	_	'L	l _{LED} =140mA, 25℃	475	500	-	cd/m²	
Brightne LED BI		YL	l _{LED} =126mA, 25℃	342	360	-	cd/m²	Note 7
With TF		'L	l _{LED} =140mA, 25℃	380	400	-	cd/m²	
Red chroma	aticity	XR		0.610	0.640	0.670		Note 7
	ationy	YR		0.314	0.344	0.374		For reference
Green chron	Croop obromaticity			0.268	0.298	0.328		
Green chromaticity		YG	⊖ =0 °	0.553	0.583	0.613		only. These data should
Blue chromaticity		Хв	⊖ =0 °	0.102	0.132	0.162		be update
	Blue chromaticity			0.107	0.137	0.167		according the
White chrom	aticity	Xw		0.282	0.312	0.342		prototype.
	allolly	YW		0.299	0.329	0.359		P. 01013P0.

()For reference only. These data should be update according the prototype. Note 1:


- LED BL :Ambient temperature=25°C, and lamp current I_{LED}=140mA. To be measured in the dark room.
- CCFL BL: Ambient temperature=25[°]C, and lamp current I_L=6 mArms.To be measured in the dark room.

Note 2:To be measured on the center area of panel with a viewing cone of 1°by Topcon luminance meter BM-7,after 10 minutes operation.

Note 3.Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white"(falling time) and from"white" to "black" (rising time),respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY



Note 4.Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio(CR)= Photo detector output when LCD is at "White" state Photo detector Output when LCD is at "Black" state

Note 5:White
$$V_i = V_{i50} + 1.5V$$


Black V_i=V_{i50}+2.0V

" \pm "means that the analog input signal swings in phase with V_{COM} signal.


" $_{+}$ " means that the analog input signal swings out of phase with V_{сом} signal.

 V_{i50} : The analog input voltage when transmission is 50%. The 100% Transmission is defined as the transmission of LCD panel when all the Input terminals of module are electrically opened.

Note 6.Definition of viewing angle, Refer to figure as below.



Note 7.Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.




ITEM	MIN	TYP	MAX	UNIT	Condition
Bare Brightness	3500			Cd/m2	I _{LED} =140mA,Ta=25°C
AVG. X of 1931 C.I.E.	0.28	0.31	0.34		I _{LED} =140mA,Ta=25°C
AVG. X of 1931 C.I.E.	0.28	0.31	0.34		I _{LED} =140mA,Ta=25°C
Brightness Uniformity	80			%	I _{LED} =140mA,Ta=25°C

5.2 Optical characteristic of the LED Back-light

()For reference only. These data should be update according the prototype.

Note1 : Measurement after 10 minutes from LED BL operating.

Note2: Measurement of the following 9 places on the display.



Note3: The Uniformity definition (Min Brightness / Max Brightness) x 100%

5.3 Touch Panel Electrical Specification

Parameter	Condition	Standard Value				
Terminal Resistance	X Axis	400 ~ 900 Ω				
Terminar Resistance	Y Axis	200 ~ 500 Ω				
Insulating Resistance	DC 25 V	More than $10M\Omega$				
Linearity		±1.5 %				
Notes life by Pen	Note a	100,000 times(min)				
Input life by finger	Note b	1,000,000 times (min)				

Note A.

Notes area for pen notes life test is 10 x 9 mm.

Size of word is 7.5 x 6.72

Shape of pen end : R0.8

Load : 250 g

Note B

By Silicon rubber tapping at same point

Shape of rubber end : R8

Load : 200g

Frequency : 5 Hz

Interface

No.	Symbol	Function
1	XR	Touch Panel Right Signal in X Axis
2	YU	Touch Panel Upper Signal in Y Axis
3	XL	Touch Panel Left Signal in X Axis
4	YL	Touch Panel Low Signal in Y Axis

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

6 Interface specifications

6.1 Driving signals for the TFT panel

6.1.1 24pin FFC connector

(Suitable ZIF connector)

Pin no	Symbol	I/O	Description	Remark
1	/RESET	Ι	Reset signal for TFT LCD controller	
2	/RD(R/W)	1	80mode : /RD low active signal for TFT LCD controller	
		I	68mode : R/W signal Hi: read Lo:Write	
3	/WR(E)	1	80mode : /WR low active signal for TFT LCD controller	
		-	68mode : E signal latch on rising edge	
4	/CS	I	Chip select low active signal for TFT LCD controller	
5	RS	I	Register and Data select for TFT LCD controller	
6	DB0	I/O	Data Bus	
7	DB1	I/O	Data Bus	
8	DB2	I/O	Data Bus	
9	DB3	I/O	Data Bus	
10	DB4		Data Bus	
11	DB5	I/O	Data Bus	
12	DB6	I/O	Data Bus	
13	DB7	I/O	Data Bus	
14	VDD	-	Power supply for the logic (3.3V)	
15	VSS	-	GND	
16	NC	-	No connection	
17	NC	-	No connection	
18	SK/X1	_	Serial clock for Touch panel controller	
		_	Touch Panel Left Signal in X Axis	
19	DO/X2	_	Data Output for Touch panel controller	
	DOME		Touch Panel Right Signal in X Axis	
20	DI / Y1	_	Data In for Touch panel controller	
			Touch Panel Upper Signal in Y Axis	
21	TPCS / Y2	_	Chip Select for Touch panel controller	
			Touch Panel Lower Signal in X Axis	
22	INT	-	Interrupt for Touch panel controller	
23	NC		No connection	
24	NC	-	No connection	

18~22 : SK, DO, DI, CS, INT for Touch Panel controller TSC2046

/ X1, X2, Y1, Y2 for Touch Panel (without TSC2046)

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

6.1.234pin PIN Header (Without for reference only)

Pin no	Symbol	Description	
1	/RESET	Reset signal for TFT LCD controller	
3	/RD(R/W)	80mode : /RD low active signal for TFT LCD controller	
		68mode : R/W signal Hi: read Lo:Write	
5	/WR(E)	80mode : /WR low active signal for TFT LCD controller	
	/ VVIX(L)	68mode : E signal latch on rising edge	
7	/CS	Chip select low active signal for TFT LCD controller	
9	RS	Register and Data select for TFT LCD controller	
11	DB0	Data Bus	
13	DB1	Data Bus	
15	DB2	Data Bus	
17	DB3	Data Bus	
19	DB4	Data Bus	
21	DB5	Data Bus	
23	DB6	Data Bus	
25	DB7	Data Bus	
27	VDD	Power supply for the logic (3.3V)	
29	VDD	Power supply for the logic (3.3V)	
31	VSS	GND	
33	VSS	GND	

Pin no	Symbol	Description						
2	SK/X1	Serial clock for Touch panel controller						
		Touch Panel Left Signal in X Axis						
4	DO/X2	Data Output for Touch panel controller						
		Touch Panel Right Signal in X Axis						
6	DI / Y1	Data In for Touch panel controller						
		Touch Panel Upper Signal in Y Axis						
8	TPCS / Y2	Chip Select for Touch panel controller						
	1105/12	Touch Panel Lower Signal in X Axis						
10	INT	Interrupt for Touch panel controller						
12	DB8	Data Bus						
14	DB9	Data Bus						
16	DB10	Data Bus						
18	DB11	Data Bus						
20	DB12	Data Bus						
22	DB13	Data Bus						
24	DB14	Data Bus						
26	DB15	Data Bus						
28	DB16	Data Bus						
30	DB17	Data Bus						
32	NC	No connection						
34	NC	No connection						

Pni No 2,4,6,8: SK, DO, DI, CS, INT for Touch Panel controller TSC2046

/ X1, X2, Y1, Y2 for Touch Panel (without TSC2046)

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY


Driving signals for the back-light 6.1.3 LED Back-light

JST Housing: BHR-03VS-1

Pin no	Symbol	Level	Description	Remark
1	А	-	LED Anode	
2	NC	-	No connection	
3	K	-	LED Cathode	


The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

7 BLOCK DIAGRAM




The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

8 Interface Protocol



8.1 8Bit-80/68- Write to Command Register

8.2 8Bit-80/68-Write to Display RAM



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

8.3 Data transfer order Setting

8.3.1 8 bit interface 65K color (JP2 1,2 short 65K/262K =Low)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 st data	Х	Х	Х	Х	Х	Х	Х	Х	R 4	R3	R2	R1	R0	G5	G4	G3
2 nd data	Х	Х	Х	Х	Х	Х	Х	Х	G2	G1	G 0	B4	B 3	B2	B 1	B 0

8.3.2 8 bit interface 262K color (JP2 2,3 short 65K/262K =High)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 st data	Х	Х	Х	Х	Х	Х	Х	Х							R 5	R 4
2 nd data	Х	Х	Х	Х	Х	Х	Х	Х	R 3	R2	R 1	R0	G5	G4	G3	G2
3 rd data	Х	Х	Х	Х	Х	Х	Х	Х	G1	G 0	B5	B 4	B 3	B2	B 1	B 0

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

9 Register Depiction

D											
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
00	00		ſ	MSB of	X-axis	start p	osition				
Description	set the horizontals start position of display active region										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
01	00			LSB of	X-axis	start p	osition				
Description	set the ho	orizonta	ls star	t positio	on of di	splay a	active r	egion			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
02	01			MSB of	f X-axis	s end p	osition				
Description	set the horizontals end position of display active region										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
03	3F LSB of X-axis end position										
Description	set the horizontals end position of display active region										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
04	00		ſ	MSB of	Y-axis	start p	osition				
Description	set the ve	ertical s									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
05	00			LSB of	Y-axis	start p	osition				
Description	Set the ve	ertical s	start po	sition c	of displa	ay activ	ve regio	on			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
06	00						osition				
Description	set the ve	ertical e	nd pos	ition of	displa	y active	e regio	n			
Register Address	Default		DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
(Hex)	(Hex)	DB7			22.						
				LSB of	Y-axis	end p	osition				

To simplify the address control of display RAM access, the window area address function allows for writing data only within a window area of display RAM specified by registers REG[00]~REG[07].

After writing data to the display RAM, the Address counter will be increased within

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

setting window address-range which is specified by


MIN X address (REG[0] & REG[1])

MAX X address (REG[2] & REG[3])

MIN Y address (REG[4] & REG[5])

MAX Y address (REG[6] & REG[7])

Therefore, data can be written consecutively without thinking the data address.



Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
08	01	Х	Х	Х	Х	X	Х	_Panel H_Byt	XSize te[1:0]	
Description	Set the p	anel X	size							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
09	40			_Pan	elXSiz	e L_Byte	e[7:0]			
Description	Set the p	panel X size								

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

The register REG[08] and REG[09] is use to calculate the RAM address. If you want to use the TFT as Landscape mode (320x240), the REG[08] & RGE[09 must set to 320. If you want to use the TFT as Portrait mode (240x320), the REG[08] & RGE[09] must set to 240.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0A	00	Х	X	X	X	Х	memo	2:16] bit ory write address	e start	
Description	Memory	write st	ite start address							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0B	00		[15:8]	bits of	memo	ry write	start a	ddress		
Description	Memory	write st	art add	lress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0C	00		[7:0]	bits of	memor	y write s	start ad	Idress		
Description	Memory	Memory write start address								

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x10	0x0D	Bit_SWAP	OUT_TEST	BUS	_SEL	Blanking	P/S_SEL	CLK	_SEL		
Description	"0x10_C are for se 00 : 20M "0x10_p These bi 0 : serial "0x10_b 0 : OFF "0x10_b 00=R, 0 "0x10_o 0 : norm When se 2c[6:0])	Clk_sel[1:0 elect the T Ihz 01: 10 s_sel[2]" ts are for Panel 1: lanking_t (blanking us_sel[5:4 1=G, 10= ut_test[6] al operation t the bit to)]" : The T FT panel o Mhz 02: 5 The TFT select the o Parallel pa mp[3]" 11: ON (n 4]" : It only =B " : Self tes on 1: for te o "1", the	FT con dot cloo Mhz contro output t nel ormal for se t est (don Rout=(troller ck frequ ller sup iming. operation rial Par 't use f	built-in 4 Jency. port para on) nel	allel and	serial l	Ck. The	terface.	
	"0x10_bit_swap[7]" : 0-normal The default setting is suitable for AM320240N1. Don't need to modify it.										

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x11	00	Х	Х		EVEN			_ODD		
Description	panel 000: RG 001: RB 010: GR 011: GB 100: BR 101: BG 001: RB 010: GR 011: GB 100: BR 101: BG Others:	B G R G R reserved of serial B G B R G R G R R G R	ial panel dat panel dat for AM32	a out s	equend		data bu	s order	of par	allel

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
0x12	00					Hsy	nc_stH	[_Byte[3:0]					
Description	For TFT of Hsync sta The defai	art posi	tion H-	Byte	for AN	32024	0N1. D	on't ne	ed to n	nodify it.				
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
0x13	00	00 Hsync_stL_Byte[7:0]												
Description	Hsync sta	or TFT output timing adjust: Isync start position L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.												
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
0x14	00					Hsyı	nc_pwI	H_Byte	[3:0]					
Description	Hsync pu	For TFT output timing adjust: Hsync pulse width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.												
Register Address (Hex)	Default (Hex)	DB7	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark											
0x15	10			Hsy	nc_pwI	10 Hsync_pwL_Byte[7:0]								

Description	For TFT of Hsync pu	For TFT output timing adjust: Hsync pulse width L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x16	00					Ha	ct_stH_	_Byte[3	3:0]		
Description	For TFT of DE pulse The defai	start p	osition	H-Byte		32024	0N1. D	on't ne	ed to n	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x17	38 Hact_stL_Byte[7:0]										
Description	DE pulse	For TFT output timing adjust: DE pulse start position L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x18	01					Hac	t_pwH	_Byte[3:0]		
Description	For TFT of DE pulse The defai	width I	H-Byte	2	for AN	32024	0N1. D	on't ne	ed to n	nodify it.	
Register Address (Hex)	Default (Hex)	DR / DR6 DR5 DR4 DR3 DR7 DR1 DR0 Remark									
0x19	40				ct_pwL	_Byte[7:0]				
Description	For TFT output timing adjust: DE pulse width L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1A	01					Ht	otalH_	Byte[3	:0]	
Description	Hsync tot	TFT output timing adjust: ync total clocks H-Byte e default setting is suitable for AM320240N1. Don't need to modify it.							nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1B	B8	B8 HtotalL_Byte[7:0]								
Description	Hsync tot	For TFT output timing adjust: Hsync total clocks H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.								

	bart without	<u>uic pri</u>	OI WIII		sent or					
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1C	00					Vsv	nc_stH	Bvte	3:01	
Description	For TFT of Vsync sta The defai	art posi	tion H-	Byte	for AN					nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1D	00			Vsy	nc_stL	_Byte[7:0]			
Description	For TFT of Vsync sta The defai	art posi	tion Ľ-E	Byte	for AN	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1E	00					Vsyı	nc_pwF	I_Byte	[3:0]	
Description	Vsync pu	For TFT output timing adjust: /sync pulse width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1F	08			Vsy	nc_pwI	Byte	[7:0]			
Description	For TFT of Vsync pu The defai	lse wid	th L-By	/te	for AN	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x20	00					Va	ct_stH_	Byte[3	5:0]	
Description	For TFT of Vertical D The defai)E puls	e start	positio			0 <u>N1.</u> D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x21	12				ct_stL_	Byte[7	:0]			
Description	For TFT of Vertical D The defai)E puls	e start	positio			0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x22	00		L			Vac	t_pwH	_Byte[3:0]	
Description	For TFT of Vertical A The defai	ctive w	/idth H	-Byte	for AN	32024	0N1. D	on't ne	ed to n	nodify it.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x23	F0			Vac	t_pwL	_Byte['	7:0]				
Description	For TFT of Vertical A The defai	ctive w	vidth H	-Byte	for AN	132024	0N1. D	on't ne	ed to n	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x24	01					Vt	totalH_	Byte[3	:0]		
Description	For TFT of Vertical to The defai	otal wic	lth H-B	yte	for AN	132024	0N1. D	on't ne	ed to n	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark								
0x25	09	09 VtotalL_Byte[7:0]									
Description	For TFT output timing adjust: Vertical total width L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
26	00	Х	X	X	X	Х	mem	':16] bit ory read address	d start	
Description	Memory	read st	art add	ress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
27	00		[15:8]	bits of	memo	ry write	start a	ddress		
Description	Memory	read st	art add	ress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
28	00		[7:0]	bits of	memor	y write	start ac	Idress		
Description	Memory read start address									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
29	00			[7:1	I] Reve	ersed				
Description	[0] Loac effect	l outpu	t timing	ı relate	d settir	ng (H sy	nc., V s	sync. ai	nd DE)	to take

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2A	00	Х			TestPar	tternRo	ut[6:0]			
Description	When " R The Rout						1;			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2B	00	Х			TestPat	tternGo	ut[6:0]			
Description	When " R The Gout						1;			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2C	00	Х			TestPa	tternBo	ut[6:0]			
Description		When " REG[0x10]_out_test[6]" : Self test =1 ; The Bout data equal to TestPatternBout[6:0]								

If you set the "REG[0x10]_out_test[6]" : Self test =1, the TFT controller will skip the connect of the display RAM. The Output port will send the REG[2A],REG[2B],REG[2C] data.

REG[2A]=0x3F
REG[2B]=0x00
REG[2C]=0x00

REG[2A]=0x00 REG[2B]=0x3F REG[2C]=0x00 REG[2A]=0x00 REG[2B]=0x00 REG[2C]=0x3F

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2D	00	Х	Х	Х	Х	[3]	Rising/falling edge[2]	_	tate :0]	
Description	0: TFT F 1: TFT F Rising/fa 0: The R	POWEI POWEI alling e GB ou GB ou	R circu <u>R circu</u> dge[2] t put da	it OFF <u>it ON</u> : .ta are o	on the H	Rising e	T Power ON/Ol edge of the DCL edge of the DCI	K.	trol	
	00 : rotat 01 : rotat 10 : rotat 11 : rotat	te 0 deg te90 de te 270 d	gree legree							

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
30	00	Х	Х	Х	Х	Х		_H byte Offset[3		
Description	Set the ⊢	lorizont	prizontal offset							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
31	00			_L	byte H	Offset[7	:0]			
Description	Set the ⊢	lorizont	al offse	et						

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
32	00	Х	Х	Х	Х	Х		_H byte Dffset[3		
Description	Set the V	t the Vertical offset								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
33	00			_L	byte V-	Offset[7	:0]			
Description	Set the V	'ertical	offset							

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
34	00		[7:4] ReservedH byte H-def[3:0]							
Description	[3:0] MS	SB of in	B of image horizontal physical resolution in memory							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
35	40			_]	L byte I	H-def[7:0)]			
Description	[7:0] LSB	of ima	ge hor	izontal	physic	al resolu	ition in	memo	ry	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
36	01		[7:4] Reserved _H byte V-def[3:0]							
Description	[3:0] MS	SB of image vertical physical resolution in memory								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
Address		DB7	DB6			DB3 V-def[7:0		DB1	DB0	Remark

The total RAM size is 640x240x18bit. The user can arrange the Horizontal ram size by REG[34],REG[35] and the Vertical ram size by REG[36],REG[37].

EX: 320x480x18bit REG[34]=0x01 , REG[35]=0x40 , REG[36]=0x01 , REG[37]=0xE0 EX: 640x240x18bit. REG[34]=0x02 , REG[35]=0x80 , REG[36]=0x00 , REG[37]=0xF0

10 Application Note:

```
void main(void)
{
    Initial_AMP506();
    Full_386SCR(0xf800);
    Full_386SCR(0x07e0);
    Full_386SCR(0x001f);
```

}

void AMP506_80Mode_Command_SendAddress(BYTE Addr)

{

SET_nRD;	// /RD=1	
CLR_RS;	// RS=0	
CLR_CS1;	// /CS=0	
CLR_nWRL;	// /WR=0	
DB16OUT(Addr);	// Data Bus OU	JT
SET_nWRL;	///WR=1	/
SET_RS;	// RS=1	
SET_CS1;	// CS=1	

}

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

void AMP506_80Mode_Command_SendData(BYTE Data) { SET_nRD; SET_RS; CLR_CS1; CLR_nWRL; DB16OUT(Data); SET_nWRL; SET_RS; SET_CS1; } void AMP506_Command_Write(uint8 CMD_Address,uint8 CMD_Value) { AMP506_80Mode_Command_SendAddress(CMD_Address); AMP506_80Mode_Command_SendData(CMD_Value); } void AMP506_80Mode_16Bit_Memory_SendData(uint16 Dat16bit) { SET_nRD; SET_RS; CLR_CS1; CLR_nWRL; DB16OUT(Dat16bit>>8); SET_nWRL; // Low to High Latch Data to AMP506 Buffer SET_CS1; SET_nRD; SET_RS; CLR_CS1; CLR_nWRL; DB16OUT(Dat16bit);

SET_nWRL; SET_CS1;

}

// Low to High Latch Data to AMP506 Buffer

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

void Initial_AMP506(void)

{

{	
AMP506_Command_Write(0x40,0x12);	/*[7:6] Reserved
	[5] PLL control pins to select out frequency range
	0: 20MHz ~ 100MHz 1: 100MHz ~ 300MHz
	[4] Reserved [3] Reserved
	[2:1] Output Driving Capability
	00: 4mA 01: 8mA 10: 12mA 11: 16mA
	[0] Output slew rate
	0: Fast 1: Slow
	*/
AMP506_Command_Write(0x41,0x01);	//Set PLL=40Mhz * (0x42) / (0x41)
AMP506_Command_Write(0x42,0x01);	//0x41 [7:6] Reserved [5:0] PLL Programmable pre-divider,
	6bit(1~63)
	//0x42 [7:6] Reserved [5:0] PLL Programmable loop
	divider, 6bit(1~63)
AMP506_Command_Write(0x00,0x00);	/ MSB of horizontal start coordinate value
AMP506_Command_Write(0x01,0x00);	// LSB of horizontal start coordinate value
AMP506_Command_Write(0x02,0x01);	/ MSB of horizontal end coordinate value
AMP506_Command_Write(0x03,0x3F); /	/ LSB of horizontal end coordinate value
AMP506_Command_Write(0x04,	0x00); // MSB of vertical start coordinate value
AMP506_Command_Write(0x05,	0x00); // LSB of vertical start coordinate value
AMP506_Command_Write(0x06,	0x01); // MSB of vertical end coordinate value
AMP506_Command_Write(0x07,	0x3F); // LSB of vertical end coordinate value
AMP506_Command_Write(0x08,	0x01); // MSB of input image horizontal resolution
AMP506_Command_Write(0x09,	0x40); // LSB of input image horizontal resolution
AMP506_Command_Write(0x0a,	0x00); //[17:16] bits of memory write start address
AMP506_Command_Write(0x0b,	0x00); //[15:8] bits of memory write start address
AMP506_Command_Write(0x0c,	() (7:0] bits of memory write start address
	7] Output data bits swap 0: Normal 1:Swap
	Output test mode enable 0: disable 1: enable
-	:4] Serial mode data out bus selection
	 D: X_ODATA17 ~ X_ODATA12 active , others are set to zero D: X_ODATA11 ~ X_ODATA06 active , others are set to zero
	$X_ODATA05 \sim X_ODATA00 \text{ active , others are set to zero}$
1(5. A_ODATAOS ~ A_ODATAOU active, otilets are set to Zelo

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

11: reserved

[3] Output data blanking

0: set output data to 0 1: Normal display

[2] Parallel or serial mode selection

0: serial data out 1: parallel data output

[1:0] Output clock selection

00: system clock divided by 2

01: system clock divided by 4

10: system clock divided by 8

11: reserved */

AMP506_Command_Write(0x11,0x05);

/*[7] Reserved

[6:4] Even line of serial panel data out sequence or data bus order of parallel panel 000: RGB 001: RBG 010: GRB 011: GBR 100: BRG 101: BGR Others: reserved [3] Reversed [2:0] Odd line of serial panel data out sequence 000: RGB 001: RBG 010: GRB 011: GBR 100: BRG 101: BGR Others: reserved */ AMP506_Command_Write(0x12,0x00); // [3:0] MSB of output H sync. pulse start position AMP506_Command_Write(0x13,0x00); //[7:0] LSB of output H sync. pulse start position AMP506_Command_Write(0x14,0x00); // [3:0] MSB of output H sync. pulse width

AMP506_Command_Write(0x15,0x10); AMP506_Command_Write(0x16,0x00); AMP506_Command_Write(0x17,0x38); //[7:0] LSB of output H sync. pulse width //[3:0] MSB of output DE horizontal start position //[7:0] LSB of output DE horizontal start position

AMP506_Command_Write(0x19,0x40); AMP506_Command_Write(0x1a,0x01); AMP506_Command_Write(0x1b,0xb8); AMP506_Command_Write(0x1c,0x00); AMP506_Command_Write(0x1d,0x00); AMP506_Command_Write(0x1e,0x00); AMP506_Command_Write(0x1f,0x08); AMP506_Command_Write(0x20,0x00); AMP506_Command_Write(0x21,0x12); AMP506_Command_Write(0x22,0x00); AMP506_Command_Write(0x23,0xf0);

AMP506_Command_Write(0x18,0x01); //[3:0] MSB of output DE horizontal active region in pixel //[7:0] LSB of output DE horizontal active region in pixel //[7:4] Reserved [3:0] MSB of output H total in pixel //[7:0] LSB of output H total in pixel //[3:0] MSB of output V sync. pulse start position //[7:0] of output V sync. pulse start position //[7:4] Reserved [3:0] MSB of output V sync. pulse width //[7:0] LSB of output V sync. pulse width // [3:0] MSB of output DE vertical start position //[7:0] LSB of output DE vertical start position // [3:0] MSB of output DE vertical active region in line //[7:0] LSB of output DE vertical active region in line

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

AMP506_Command_Write(0x24,0x01);	//[7:4] Reversed [3:0] MSB of output V total in line
AMP506_Command_Write(0x25,0x09);	//[7:0] LSB of output V total in line
AMP506_Command_Write(0x26,0x00);	// [17:16] bits of memory read start address
AMP506_Command_Write(0x27,0x00);	//[7:0] [15:8] bits of memory read start address
AMP506_Command_Write(0x28,0x00);	//[7:0] [7:0] bits of memory read start address
AMP506_Command_Write(0x29,0x01);	
//[7:1] Reversed [0] Load output timing rel	ated setting (H sync., V sync. and DE) to take effect
AMP506_Command_Write(0x2d,0x08);	/* [7:4] Reserved
	[3] Output pin X_DCON level control
	[2] Output clock inversion 0: Normal 1: Inverse
	[1:0] Image rotate
	00: 0° 01: 90° 10: 270° 11: 180°
	*/
AMP506_Command_Write(0x30,0x00);	//[7:4] Reserved [3:0] MSB of image horizontal shift value
AMP506_Command_Write(0x31,0x00);	//[7:0] LSB of image horizontal shift value
AMP506_Command_Write(0x32,0x00);	//[7:4] Reserved [3:0] MSB of image vertical shift value
AMP506_Command_Write(0x33,0x00);	//[7:0] LSB of image vertical shift value
AMP506_Command_Write(0x34,0x01);	
// [3:0] MSB of image horizontal physical Re	solution in memory

AMP506_Command_Write(0x35,0x40);

 $/\!/[7:0]$ LSB of image horizontal physical resolution in memory

AMP506_Command_Write(0x36,0x01);

//[7:4] Reserved [3:0] MSB of image vertical physical resolution in memory AMP506_Command_Write(0x37,0xe0); //[7:0] LSB of image vertical physical resolution in memory

}

void AMP506_WindowSet(uint16 S_X,uint16 S_Y,uint16 E_X,uint16 E_Y)

{

AMP506_80Mode_Command_SendAddress(0x00); AMP506_80Mode_Command_SendData((S_X)>>8); AMP506_80Mode_Command_SendData(S_X); AMP506_80Mode_Command_SendData((E_X-1)>>8); AMP506_80Mode_Command_SendData(E_X-1); AMP506_80Mode_Command_SendData(S_Y>>8); AMP506_80Mode_Command_SendData(S_Y);

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

```
AMP506_80Mode_Command_SendData((E_Y-1)>>8);
          AMP506_80Mode_Command_SendData(E_Y-1);
}
void Full_386SCR(uint16 Dat16bit)
{
  int32 k,l;
  AMP506_WindowSet(0,0,Resolution_X,Resolution_Y);
  AMP506_80Mode_Command_SendAddress(0xc1); //_DisplayRAM_WriteEnable_
for(k=0;k<240*2;k++)
   {
    for(l=0;l<320;l++)
     {
         AMP506_80Mode_16Bit_Memory_SendData(Dat16bit);
      }
   }
  AMP506_80Mode_Command_SendAddress(0x80); // DisplayRAM_WriteDisable _
```

}

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

The TFT LCD controller default value is for AM320240N1 already. So we can start to write our data in a few steps:

Target: To write a 640x240 data to Display RAM and scroll the display data by change the Horizontal offset register.

10.1 Step 1: Make sure the interface Protocol.


10.2 Step 2: Define the Horizontal ram seize = 640 and Vertical ram size =240 640x240x18bit. REG[34]=0x02, REG[35]=0x80, REG[36]=0x00, REG[37]=0xF0

10.3 Step 3: Define the Panel X Size = 320

REG[8]=0x01 , REG[9]=0x40

10.4 Step4: Define the Write window. Start=(0,0) End=(619,239)

REG[0]=0x00, REG[1]=0x00, REG[2]=0x02, REG[3]=0x6B, // Start X, End X



10.5 Step5: Write the 640x240x18 bit data consecutively

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY



10.6 Step6: The display will show the following image.



10.7 Step7: Change the Horizontal offset to switch or scroll the display data. Set the Horizontal offset = 160, REG[30]=00 REG[31]=A0. You will see



10.8 Step8: Change the Horizontal offset to switch or scroll the display data.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

Set the Horizontal offset = 320, REG[30]=01 REG[31]=40. You will see



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

	Color & Gray								D	ATA S	BIGNA	L							
	Scale	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B 3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(61)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	••	:	:		•••	•••		:	:	•••		:	:	:					:
Reu	Red(31)	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:		:	:	:	:	:	:	:	:
	Red(1)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(61)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green	••	:	:		•••	•••		:	:	•••		:	:	:					:
Green	Green(31)	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	••	:	:		•••	•••		:	:	•••		:	:	:					:
	Green(1)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Blue	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	••	:	:		•••	•••		:	:	•••		:	:	:					:
Diue	Blue(31)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
	:	:	:		•••	•••	:	•••	:	•••	•••		•••				•••	:	:
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

DISPLAYED COLOR AND INPUT DATA

11 QUALITY AND RELIABILITY

11.1 TEST CONDITIONS

Tests should be conducted under the following conditions : Ambient temperature : $25 \pm 5^{\circ}C$

Humidity : $60 \pm 25\%$ RH.

11.2 SAMPLING PLAN


Sampling method shall be in accordance with MIL-STD-105E , level II, normal single sampling plan .

11.3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

11.4 APPEARANCE

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under flourescent light. The inspection area of LCD panel shall be within the range of following limits.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

11.5 INSPECTION QUALITY CRITERIA

No.	ltem	Criterior	Defect type		
1	Non display	No non display is allowed	Major		
2	Irregular operation	No irregular operation is a	Major		
3	Short	No short are allowed			Major
4	Open	Any segments or comm are rejectable.	on patte	erns that don't activate	Major
5	Black/White spot (I)	Size D (mm) $D \le 0.15$ $0.15 < D \le 0.20$ $0.20 < D \le 0.30$ $0.30 < D$	Minor		
6	Black/White line (I)	Length(mm) 10 < L	Minor		
7	Black/White sport (II)	Size D (mm) $D \le 0.30$ $0.30 < D \le 0.50$ $0.50 < D \le 1.20$ $1.20 < D$	Minor		
8	Black/White line (II)	Length (mm) Width (20 < L	Minor		
9	Back Light	1. No Lighting is rejectab 2. Flickering and abnorm	Major		
10	Display pattern	A + B ≤ 0.30 0 < C Note: 1. Acceptable up to 3 2. NG if there're to tw	Minor		

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

	any third part wi						
11	Blemish & Foreign matters	D <u><</u> 0.15			ceptable number Ignore	Minor	
	Size: $D = \frac{A+B}{2}$	0.15 < D <u><</u> 0.20 0.20 < D <u><</u> 0.30 0.30 < D			3 2 0	WILLOI	
12	Scratch on Polarizer	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		re Ignore 2.0 Ignore 2.0 1 1.0 1 1.0 Ignore (1) Note(1)		Minor	
		Note(1) Regard a	as a blemis	h			
13	Bubble in polarizer	Size D (n D ≤ 0.20 0.20 < D ≤ 0.50 0.50 < D ≤ 0.80 0.80 < D	<u><</u> 0.20 <u><</u> 0.50		ceptable number Ignore 3 2 0	Minor	
14	Stains on LCD panel surface	Stains that can with a soft cloth	Minor				
15	Rust in Bezel	Rust which is v	Minor				
16	Defect of land surface contact (poor soldering)	Evident crevice	Minor				
17	Parts mounting	 Failure to monostrative Parts not in the second secon	Major Major Major				
18	Parts alignment	 LSI, IC lead outline. Chip compo the leads is 	Minor Minor				
19	Conductive foreign matter (Solder ball,1. $0.45 < \varphi$ $\leq 0.30 < \varphi \le 0.45$ $\Rightarrow 0.45 , N \ge 1$ φ :Average diameter of solder ball (unit: mm)					Major Minor	
	Solder chips)	3. 0.50 <l L: Average</l 	Minor				
20	Faulty PCB correction	1. Due to PCB connected, places are	copper fo using a ju corrected	il pattern umper wi per PCB	burnout, the pattern is re for repair; 2 or more	Minor	
		2. Short circuit been perfor	Minor				

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

_	to any time part without the prior written consent of min Dist Liff									
	Defect Dot	The TFT								
		The acce								
21		Bright dot	Dark dot	Total dot	Distance between		Minor			
					Dark dark					
		2	3	4	$L \ge 5 \text{ mm}$					

12 Reliability test items (Note2):

No.	Test items	Conditions	Remark
1	High temperature storage	Ta=80℃ 240Hrs	
2	Low temperature storage	Ta=-30℃ 240Hrs	
3	High temperature operation	Ta=70°C 240Hrs	
4	Low temperature operation	Ta=-20℃ 240Hrs	
5	High temperature and high humidity	Ta=40℃,85% RH 240Hrs	Operation
6	Heat shock	-30℃~80℃/200 cycles 1Hrs/cycle	Non-operation
7	Electrostatic discharge	Non-operation	
8	Vibration	Frequency range:8~33.3HzStoke:1.3mmSweep:2.9G,33.3~400HzCycle:15 minutes2 hours for each direction of X,Z4 hours for Y direction	JIS C7021, A-10 Condition A
9	Mechanical shock	100G, 6ms,±X, ±Y,±Z 3 times for each direction	JIS C7021, A-7 Condition C
10	Vibration (With carton)	Random vibration: 0.015G ² /Hz from 5~200Hz -6dB/octave from 200~500Hz	IEC 68~34
11	Drop (with carton)	Height:60cm 1 corner,3 edges,6 surfaces	JIS Z0202

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

13 USE PRECAUTIONS

13.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

13.2 Installing precautions

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. $1M\Omega$ and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

13.3 Storage precautions

- Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

13.4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.


The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

13.5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

14 OUTLINE DIMENSION 14.1OUTLINE DIMENSION-1 (With FFC P1.0x24 pins)



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

