

AMP DISPLAY INC.

SPECIFICATIONS

5.7-in COLOR TFT MODULE (350 Nits)

CUSTOMER:	
CUSTOMER PART NO.	
AMP DISPLAY PART NO.	AM-320240NSTNQW-W0H
APPROVED BY:	
DATE:	
	ROVED FOR SPECIFICATIONS ROVED FOR SPECIFICATION AND PROTOTYPES

AMP DISPLAY INC

9856 SIXTH STREET RANCHO CUCAMONGA CA 91730 TEL: 909-980-13410 FAX: 909-980-1419 WWW.AMPDISPLAY.COM

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

RECORD OF REVISION

Revision Date	Page	Contents	Editor
2007/8/9	-	New Release	Sunglin

Date: 2007/8/9 AMP DISPLAY 2

1 Features

5.7 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) module. This module is composed of a 5.7" TFT-LCD panel, LCD controller, power driver circuit and backlight unit.

1.1 TFT Panel Feature:

- (1) Construction: 5.7" a-Si color TFT-LCD, White LED / CCFL Backlight and PCB.
- (2) Resolution (pixel): 320(R.G.B) X240
- (3) Number of the Colors: 262K colors (R, G, B 6 bit digital each)
- (4) LCD type: Transmissive Color TFT LCD (normally White)
- (5) Interface: 54 pin pitch 0.5 FFC
- (6) Power Supply Voltage: 3.3V single power input. Built-in power supply circuit.
- (7) Viewing Direction:12 O'clock (The direction it's hard to be discolored):

1.2 LCD Controller Feature:

- (1) MCU interface 8/9/16/18 bit 80&68 series MCU interface.
- (2) Display RAM size: 640x240x3x6 bits. Ex:320x240 two frame buffer with 262K colors.
- (3) Arbitrary display memory start position selection.
- (4) MCU interface: 16 bit 80 MPU interface.
- (5) 8 bit / 16 bit interface support 65K (R5G6B5) /262K(R6G6B6) colors data format.
- (6) 9 bit / 18 bit interface support 262K(R6G6B6) colors data format only.

2 Physical specifications

Item	Specifications	Unit	
Display resolution(dot)	960 (W) x 240(H)	Mm	
Active area	115.2 (W) x 86.4 (H)	Mm	
Screen size	5.7(Diagonal)	Mm	
Pixel size	120 (W) x 360 (H)	Um	
Color configuration	R.G.B stripe		
Overall dimension	144.0(W)x104.6(H)x13.0(D)	Mm	
Weight	T.B.D	Mg	
Backlight unit	LED		

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

3 Default Setting & Option

• Interface:

The user can select the MCU interface by change the Jumper & Resister Array.

Setting	JP1	RA1	RA2	RA3	RA4	Remark
Interface Type						
80-18Bit interface	1,2 short	2K	OPEN	OPEN	OPEN	
	2,3 open	ohm				
80-16Bit interface	1,2 short	OPEN	2K	OPEN	OPEN	Default
	2,3 open		ohm			
80-9Bit interface	1,2 short	OPEN	OPEN	2K	OPEN	
	2,3 open			ohm		
80-8Bit interface	1,2 short	OPEN	OPEN	OPEN	2K	
	2,3 open				ohm	
68-18Bit interface	1,2 open	2K	OPEN	OPEN	OPEN	
	2,3 short	ohm				
68-16Bit interface	1,2 open	OPEN	2K	OPEN	OPEN	
	2,3 short		ohm			
68-9Bit interface	1,2 open	OPEN	OPEN	2K	OPEN	_
	2,3 short			ohm		
68-8Bit interface	1,2 open	OPEN	OPEN	OPEN	2K	
	2,3 short				ohm	

Connector

33Pin Pin Header	80/68 8/9/16/18 bit interface	Defaul
(Pitch 0.5 x 33 pin)		

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

4 Electrical specification

4.1 Absolute max. ratings

4.1.1 Electrical Absolute max. ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	VDD	VSS=0	-0.3	5.5	V	
Input voltege	V _{in}		-0.3	VDD+0.3	V	Note 1

Note1: /CS,/WR,/RD,RS,DB0~DB7

4.1.2 Environmental Absolute max. ratings

	OPER	ATING	STOR	RAGE	
Item	MIN	MAX	MIN	MAX	Remark
Temperature	-20	70	-30	80	Note2,3,4,5,6,7
Humidity	No	te1	No	te1	
Corrosive Gas	Not Acc	eptable	Not Acceptable		

Note1: Ta <= 40°C: 85% RH max

Ta > 40° C : Absolute humidity must be lower than the humidity of 85%RH at 40° C

Note2 : For storage condition Ta at -30° C < 48h , at 80° C < 100h For operating condition Ta at -20° C < 100h

Note3: Background color changes slightly depending on ambient temperature. This phenomenon is reversible.


Note4: The response time will be slower at low temperature.

Note5 : Only operation is guarantied at operating temperature. Contrast , response time, another display quality are evaluated at +25°C

Note6:

 LED BL: When LCM is operated over 40°C ambient temperature, the I_{LED} of the LED back-light should be follow:

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY



Note7 : This is panel surface temperature, not ambient temperature. Note8 :

• LED BL:When LCM be operated over than 40°C, the life time of the LED back-light will be reduced.

4.1.3 LED back-light Unit Absolute max. ratings

Item	Symbol	Ratings	Unit	Remark
Peak forward Current	IF	360	mA	
Reverse Voltage	VR	12	V	
Power Dissipation	Ро	4.32	W	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

4.2 Electrical characteristics

4.2.1 DC Electrical characteristic of the LCD

Typical operting conditions (VSS=0V)

Item	,	Symbol	Min.	Тур.	Max.	Unit	Remark
Power supp	ly	VDD	3.1	5.0	5.2	V	
Input Voltage	H Level	V _{IH}	2.0	-	5.5	V	Note 1
for logic	L Level	V_{IL}	VSS	-	0.8	V	Note i
Output Voltage for Logic	H Level	V _{OH}	2.4	-	VDD	V	Note 2
	L Level	V_{OL}	VSS		0.4	V	Note 2
Power Supply current		IDD	-	150	-	mA	Note 3

Note1: With 5V Tolerance Input , /CS, /WR,/RD,RS,DB0~DB17

Note2: DB0~DB17

Note3: fv =60Hz, Ta=25°C, VDD=3.3V, DCLK=10MHz, PLL frequency=40MHz,


Display pattern : All Black

4.2.2 Electrical characteristic of LED Back-light

Paramenter	Symbol	Min.	Тур.	Max.	Unit	Condiction
LED voltage	V_{AK}		10.5	12	٧	I _{LED} =140mA,Ta=25°C
LED forward current	I _{LED}		330	360	mA	Ta=25°C
	I _{LED}		210	240	mA	Ta=60°C
Lamp life time		30,000	1	-	Hr	I _{LED} =126mA,Ta=25°C


Date: 2007/8/9 AMP DISPLAY

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY



■ The constant current source is needed for white LED back-light driving.


When LCM is operated over 60°C ambient temperature, the I_{LED} of the LED back-light should be adjusted to 240mA max



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

3.3 AC Timing characteristic of the Graphic TFT LCD controller


4.3 80 series Timing



Symbol	Parameter	Min	Тур	Max	Unit	Remark
tcycle	Enable cycle time	100	200		ns	
PW HW	Enable high-level pulse width	66	70		ns	
PW LW	Enable low-level pulse width	33	130		ns	
tas	RS setup time	16	25		ns	
tah	RS hold time	16	45		ns	
tosw	Write data setup time	50	50		ns	
thwr	Write data hold time	50	40		ns	
tcsb-s	CSB setup time	16	20		ns	
tcsb-h	CSB hold time	16	30		ns	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

4.4 68eries Timing



Symbol	Parameter	Min	Тур	Max	Unit	Remark
tcycle	Enable cycle time	100	200		ns	
PWEH	Enable high-level pulse width	66	70		ns	
PWEL	Enable low level pulse width	33	130		ns	
tase	RS setup time	16	25		ns	
t AHE	RS hold time	16	45		ns	
toswe	Write data setup time	50	50		ns	
the	Write data hold time	50	40		ns	
tcsb-s	CSB setup time	16	20		ns	
tcsbh	CSB hold time	16	30		ns	

5 Optical specification

5.1 Optical characteristic:

Item		Symbol	Conditon	Min.	Тур.	Max.	Unit	Remark
Response	Rise	T _r	⊖=0°	-	15	30	ms	Note 1,2,3,5
Time	Fall	T _f		ı	35	50	ms	Note 1,2,3,5
Contrast	atio	CR	At optimized viewing angle	200	350	-		Note 1,2,4,5
	Тор			55	60	_		
Viewing	Botto		OD > 40	45	50	_		N 4 4 0 5 0
Angle	m		CR≧10	55	60	-	deg.	Note1,2, 5,6
	Left Right			55	60	-		
Brightne								
LED B			I _{LED} =330mA, 25°ℂ	475	500	-	cd/m²	
Dod obrom	ati aitu	XR		0.610	0.640	0.670		N
Red chrom	alicity	YR		0.314	0.344	0.374		Note 7
Croop obrop	acticity	XG		0.268	0.298	0.328		For reference
Green chromaticity		YG	⊖=0°	0.553	0.583	0.613		only. These data should
Blue chromaticity		Хв	⊖=0°	0.102	0.132	0.162		
Dide Cilionialicity		YB		0.107	0.137	0.167		be update according the
White chromaticity		XW		0.282	0.312	0.342		prototype.
White chromaticity		YW		0.299	0.329	0.359		prototype.

()For reference only. These data should be update according the prototype.

Note 1:


- LED BL :Ambient temperature=25^oC, and lamp current I_{LED}=330mA. To be measured in the dark room.
- CCFL BL: Ambient temperature=25^oC, and lamp current I_L=6 mArms. To be measured in the dark room.

Note 2:To be measured on the center area of panel with a viewing cone of 1°by Topcon luminance meter BM-7,after 10 minutes operation.

Note 3. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY



Note 4. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio(CR)= Photo detector output when LCD is at "White" state
Photo detector Output when LCD is at "Black" state


Note 5:White $V_i=V_{i50}+1.5V$ Black $V_i=V_{i50}+2.0V$

"±"means that the analog input signal swings in phase with V_{COM} signal.

"- " means that the analog input signal swings out of phase with V_{COM} signal.


 V_{i50} : The analog input voltage when transmission is 50%. The 100% Transmission is defined as the transmission of LCD panel when all the Input terminals of module are electrically opened.

Note 6.Definition of viewing angle, Refer to figure as below.



12

Note 7.Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.




5.2 Optical characteristic of the LED Back-light

ITEM	MIN	TYP	MAX	UNIT	Condition
Bare Brightness		7000		Cd/m2	I _{LED} =330mA,Ta=25°C
AVG. X of 1931 C.I.E.	0.28	0.31	0.34		I _{LED} =330mA,Ta=25°C
AVG. X of 1931 C.I.E.	0.28	0.31	0.34		I _{LED} =330mA,Ta=25°C
Brightness Uniformity	80			%	I _{LED} =330mA,Ta=25°C

^()For reference only. These data should be update according the prototype.

Note1: Measurement after 10 minutes from LED BL operating.

Note2: Measurement of the following 9 places on the display.



Note3: The Uniformity definition

(Min Brightness / Max Brightness) x 100%

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

5.3 Touch Panel Electrical Specification

Parameter	Condition	Standard Value				
Terminal Resistance	X Axis	400 ~ 900 Ω				
Terrimar Resistance	Y Axis	200 ~ 500 Ω				
Insulating Resistance	DC 25 V	More than $10M\Omega$				
Linearity		±1.5 %				
Notes life by Pen	Note a	100,000 times(min)				
Input life by finger	Note b	1,000,000 times (min)				

Note A.

Notes area for pen notes life test is 10 x 9 mm.

Size of word is 7.5 x 6.72 Shape of pen end: R0.8

Load: 250 g

Note B

By Silicon rubber tapping at same point

Shape of rubber end: R8

Load: 200g

Frequency: 5 Hz

Interface

No.	Symbol	Function
1	XR	Touch Panel Right Signal in X Axis
2	YU	Touch Panel Upper Signal in Y Axis
3	XL	Touch Panel Left Signal in X Axis
4	YL	Touch Panel Low Signal in Y Axis


The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

6 Interface specifications

6.1 Driving signals for the TFT panel

Pin no	Symbol	I/O	Description	Remark
1	/RESET		Reset Signal	
2	/WR	ı	80 Series: Write Signal	
	/ / / / /	ı	68 Series: R/W Signal	
3	/CS	I	Chip Select Signal	
4	RS	I	Data type selection	
5	RD	Ш	80 Series: Read signal	
	ΚU	11	68 Series: Enable signal(E)	
6	D0	I/O	-	
7	D1	I/O		
8	D2	I/O		
9	D3	I/O	Data input/output	
10	D4	I/O	Data input/output	
11	D5	I/O		
12	D6	I/O		
13	D7	I/O		
14	DGND	ı	Ground	
15	D8	I/O		
16	D9	I/O		
17	D10	I/O		
18	D11	I/O		
19	D12	I/O		
20	D13	I/O	Data input/output	
21	D14	I/O		
22	D15	I/O		
23	D16	I/O		
24	D17	I/O		
25	VDD	Р	Power Supply for Logic	
26	VDD	Р		
27	DGND	Р	Ground	
28	DGND	Р		
29			When use 8 or 16 bit MPU interface. The 65k/262k	
			data format can be select. Lo:65K Hi:262K colors	
	65K/262K	I		
			When use 9 or 18bit MPU interface. The 262K data	
			can be used only. The 65K/262K pin must set to Hi	
30	DGND	Р	Ground	
31	NC		Not use	
32	NC		Not use	
33	NC		Not use	


7 BLOCK DIAGRAM




The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

8 Interface Protocol

8.1 8Bit-80/68- Write to Command Register



8.2 8Bit-80/68-Write to Display RAM



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

8.3 Data transfer order Setting

8.3.1 8 bit interface 65K color (JP2 1,2 short 65K/262K =Low)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 st data	X	X	X	X	X	X	X	X	R4	R3	R2	R1	R0	G5	G4	G3
2 nd data	X	X	X	X	X	X	X	X	G2	G1	G0	B4	В3	B2	B1	B0

8.3.2 8 bit interface 262K color (JP2 2,3 short 65K/262K =High)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 st data	X	X	X	X	X	X	X	X							R5	R4
2 nd data	X	X	X	X	X	X	X	X	R3	R2	R1	R0	G5	G4	G3	G2
3 rd data	X	X	X	X	X	X	X	X	G1	G0	B5	B4	В3	B2	B1	В0

Date: 2007/8/9 AMP DISPLAY 19

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

9 Register Depiction

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
00	00			MSB of	X-axis	start r	osition		'					
Description	set the ho	orizonta							ļ					
Register						- 1 7		- J -						
Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
01	00			LSB of	X-axis	start p	osition							
Description	set the ho	porizontals start position of display active region												
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
02	01			MSB o	f X-axis	s end p	osition							
Description	set the ho	01 MSB of X-axis end position et the horizontals end position of display active region												
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
03	3F	3F LSB of X-axis end position												
Description	set the horizontals end position of display active region													
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
04	00			MSB of	Y-axis	start r	osition		'					
Description	set the ve	ertical s												
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
05	00			LSB of	Y-axis	start p	osition							
Description	Set the ve	ertical s	start po	sition o	of displa	ay activ	e regio	on						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
06	00			MSB o	f Y-axis	s end p	osition							
Description	set the ve	ertical e	nd pos	ition of	displa	y active	e regio	n						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
07	EF LSB of Y-axis end position													
Description	Set the ve	ertical e	end pos	sition o	f displa	ıy activ	e regio	n						

To simplify the address control of display RAM access, the window area address function allows for writing data only within a window area of display RAM specified by registers REG[00]~REG[07].

After writing data to the display RAM, the Address counter will be increased within

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

setting window address-range which is specified by


MIN X address (REG[0] & REG[1])

MAX X address (REG[2] & REG[3])

MIN Y address (REG[4] & REG[5])

MAX Y address (REG[6] & REG[7])

Therefore, data can be written consecutively without thinking the data address.



Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
08	01	X	X	X	X	X	X		XSize te[1:0]			
Description	Set the p	the panel X size										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
09	40		_PanelXSize L_Byte[7:0]									
Description	Set the p	Set the panel X size										

21

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

The register REG[08] and REG[09] is use to calculate the RAM address. If you want to use the TFT as Landscape mode (320x240), the REG[08] & RGE[09] must set to 320. If you want to use the TFT as Portrait mode (240x320), the REG[08] & RGE[09] must set to 240.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
0A	00	X	X	X	X	X	memo	7:16] bit ory write address					
Description	Memory	Memory write start address											
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
0B	00		[15:8]	bits of	memo	ry write	start a	ddress					
Description	Memory	write st	art add	dress									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
0C	00	[7:0] bits of memory write start address											
Description	Memory write start address												

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x10	0x0D	Bit_SWAP	OUT_TEST	BUS	_SEL	Blanking	P/S_SEL	CLK	_SEL	
Description	are for se 00: 20M "0x10_p These bi 0: serial "0x10_b 0: OFF "0x10_b 00=R, 0 "0x10_o 0: norm When se 2c[6:0]) "0x10_b	elect the Thz 01: 10 s_sel[2]" ts are for Panel 1: lanking_t (blanking us_sel[5:41=G, 10=11] ut_test[6] al operation the bit to it_swap[7]	1: ON (nd	dot clood Mhz control output t nel dormal ormal of for se t est (don Rout=(ller sup iming. operation rial Par a't use f Reg 2a	port para on) nel for norma [6:0]) G	allel and al operat	serial l ion) g 2b[6:	RGB in	terface.
	I ne defa	auit settin	g is suitat	ole for i	4W320	240N1.	Don't ne	eed to	modify	It.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

			1 WIIIICII C							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x11	00	X	X		EVEN			_ODD		
Description	panel 000: RG 001: RB 010: GR 011: GB 100: BR 101: BG Others: Odd line 000: RG 001: RB 010: GR 011: GB 100: BR 101: BG Others:	BB BB BR GB reserved e of serial BB GB BB BB BB BB BB BB BB BB BB BB BB	panel dat	a out s	equen		data bu	s order	of par	allel

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x12	00					Hsy	nc_stH	_Byte[3:0]		
Description	For TFT of Hsync state The defail	art posi	tion H-	Byte	for AIV	32024	0N1. D	on't ne	ed to n	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x13	00	Hsync_stL_Byte[7:0]									
Description	Hsync sta	TFT output timing adjust: nc start position L-Byte default setting is suitable for AM320240N1. Don't need to modify it.									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x14	00					Hsyı	nc_pwF	I_Byte	[3:0]		
Description	Hsync pu	or TFT output timing adjust: Isync pulse width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.									
Register Address (Hex)	Default (Hex)	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark									
0x15	10	10 Hsync_pwL_Byte[7:0]									

23

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

to any third p	<u>art without</u>	the pri	or writ	ten con	sent of	<u>AMP L</u>	<u> DISPLA</u>	Υ								
Description	For TFT of Hsync pu	lse wid	اth L-B	yté	for AIV	132024	0N1. D	on't ne	ed to n	nodify it.						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark						
0x16	00					Ha	ct_stH_	Byte[3	3:0]							
Description	For TFT of DE pulse The defail	start p	osition	H-Byte		132024	0N1. D	on't ne	ed to n	nodify it.						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark						
0x17	38 Hact_stL_Byte[7:0]															
Description	DE pulse	For TFT output timing adjust: DE pulse start position L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.														
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark						
0x18	01					Hac	t_pwH	_Byte[3:0]							
Description	For TFT output timing adjust: DE pulse width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.															
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark						
0x19	40			Hac	ct_pwL	_Byte['	7:0]									
Description	DE pulse	width I	L-Byte	-	for AIV	132024	0N1. D	on't ne	For TFT output timing adjust: DE pulse width L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.							

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1A	01					Ht	otalH_	Byte[3:	:0]	
Description	Hsync tot	output timing adjust: otal clocks H-Byte outling is suitable for AM320240N1. Don't need to modify it.							nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1B	B8	B8 HtotalL_Byte[7:0]								
Description	Hsync tot	For TFT output timing adjust: Hsync total clocks H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.								

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

to any third p	art williout	. uie pri	or writ	ten con	sent or	AMP L	NOPL <i>P</i>	\ I			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1C	00					Vsv	nc_stH	Byte	3:01		
Description	For TFT of Vsync starting The defail	art posi	tion H-	Byte	for AIV				_	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1D	00			Vsy	nc_stL	_Byte[7:0]				
Description	For TFT of Vsync starting The defail	art posi	tion Ľ-l	3yte	for AN	132024	0N1. D	on't ne	ed to n	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1E	00										
Description	Vsync pu	For TFT output timing adjust: /sync pulse width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1F	08				nc_pwI	_Byte	[7:0]				
Description	For TFT of Vsync pu	lse wid	th L-By	⁄te	for AIV	132024	0N1. D	on't ne	ed to n	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x20	00					Va	ct_stH_	Byte[3	3:0]		
Description	For TFT of Vertical Default	E puls	e start	positio			0N1. D	on't ne	ed to n	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x21	12 Vact_stL_Byte[7:0]										
Description	For TFT of Vertical Default	E puls	e start	positio	,		0N1. D	on't ne	ed to n	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x22	00					Vac	t_pwH	_Byte[:	3:0]		
Description	For TFT output timing adjust: Vertical Active width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x23	F0			Vac	t_pwL	_Byte[7	7:0]			
Description	For TFT of Vertical A	ctive w	∕idth H	-Byte	for AIV	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x24	01					Vt	otalH_	Byte[3:	:0]	
Description	For TFT of Vertical to The defau	otal wic	lth H-B	yte	for AIV	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x25	09			V	totalL_	Byte[7:	0]			
Description	For TFT output timing adjust: Vertical total width L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.									

Register Address	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
(Hex) 26	00	X	X	X	X	X	mem	l 7:16] bit ory read addres:	d start	
Description	Memory	read st	ad start address							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
27	00		[15:8]	bits of	memo	ry write	start a	ddress		
Description	Memory	read st	art add	Iress		-				
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
28	00		[7:0]	bits of	memor	y write s	start ad	ldress		
Description	Memory read start address									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
29	00			[7:1	l] Reve	ersed				
Description	[0] Load effect	loutpu	t timing	relate	d settir	ng (H sy	nc., V	sync. aı	nd DE)	to take


Date: 2007/8/9 AMP DISPLAY 26


The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2A	00	X			TestPa	tternRo	ut[6:0]			
Description	When " R The Rout						1;			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2B	00	X			TestPat	ternGo	ut[6:0]			
Description	When " R The Gout						1;			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2C	00	X			TestPa	tternBo	ut[6:0]			
Description		Then " $REG[0x10]$ _out_test[6]" : $Self$ test =1 ; he Bout data equal to $TestPatternBout[6:0]$								

If you set the "REG[0x10]_out_test[6]": Self test =1, the TFT controller will skip the connect of the display RAM. The Output port will send the REG[2A], REG[2B], REG[2C] data.







Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2D	00	X	X	X	X	[3]	Rising/falling edge[2]	_	tate :0]	
Description	0: TFT F 1: TFT F Rising/fa 0: The R	POWEI POWEI alling e GB ou GB ou 1:0]: te 0 deg te 90 de te 270 de	R circu R circu dge[2] t put da t put da gree gree gree degree	it OFF it ON : ita are o	on the I	Rising 6	T Power ON/O	ıK.	trol	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
30	00	X	X	X	X	X		_H byte Offset[3		
Description	Set the H	lorizont	tal offse	et						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
31	00		•	_L	byte H	Offset[7	[0:]	•		
Description	Set the F	Iorizont	tal offse	et						

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
32	00	X	X	X	X	X		_H byte Offset[3		
Description	Set the V	'ertical	offset							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
33	00			_L	byte V-	Offset[7	:0]			
Description	Set the V	Set the Vertical offset								

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
34	00		[7:4] ReservedH byte H-def[3:0]							
Description	[3:0] MS	B of in	nage h	orizont	al phys	ical resc	lution i	in mem	nory	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
35	40	_L byte H-def[7:0]								
Description	[7:0] LSB	7:0] LSB of image horizontal physical resolution in memory								

28

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
36	01	[7:4] Reserved					_H byte V-def[3:0]			
Description	[3:0] MSB of image vertical physical resolution in memory									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
37	E0	_L byte V-def[7:0]								
Description	[7:0] LSB of image vertical physical resolution in memory									

The total RAM size is 640x240x18bit. The user can arrange the Horizontal ram size by REG[34],REG[35] and the Vertical ram size by REG[36],REG[37].

EX: 320x480x18bit REG[34]=0x01 , REG[35]=0x40 , REG[36]=0x01 , REG[37]=0xE0 EX: 640x240x18bit. REG[34]=0x02 , REG[35]=0x80 , REG[36]=0x00 , REG[37]=0xF0

10 Application Note:

```
void main(void)
 Initial_AMP506();
 Full_386SCR(0xf800);
 Full_386SCR(0x07e0);
 Full_386SCR(0x001f);
}
void AMP506_80Mode_Command_SendAddress(BYTE Addr)
 SET_nRD;
                          ///RD=1
 CLR_RS;
                          // RS=0
 CLR_CS1;
                         // /CS=0
 CLR_nWRL;
                          ///WR=0
 DB16OUT(Addr);
                          // Data Bus OUT
 SET_nWRL;
                          ///WR=1
 SET_RS;
                          // RS=1
 SET_CS1;
                          // CS=1
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

```
void AMP506_80Mode_Command_SendData(BYTE Data)
{
 SET_nRD;
 SET_RS;
 CLR_CS1;
 CLR_nWRL;
 DB16OUT(Data);
 SET_nWRL;
 SET_RS;
 SET_CS1;
 }
void AMP506_Command_Write(uint8 CMD_Address,uint8 CMD_Value)
{
 AMP506_80Mode_Command_SendAddress(CMD_Address);
 AMP506_80Mode_Command_SendData(CMD_Value);
}
void AMP506_80Mode_16Bit_Memory_SendData(uint16 Dat16bit)
{
 SET_nRD;
 SET_RS;
 CLR_CS1;
 CLR_nWRL;
 DB16OUT(Dat16bit>>8);
 SET_nWRL;
                                 // Low to High Latch Data to AMP506 Buffer
 SET_CS1;
 SET_nRD;
 SET_RS;
 CLR_CS1;
 CLR_nWRL;
 DB16OUT(Dat16bit);
 SET_nWRL;
                                 // Low to High Latch Data to AMP506 Buffer
 SET_CS1;
}
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

```
void Initial_AMP506(void)
  AMP506_Command_Write(0x40,0x12);
                                           /*[7:6] Reserved
                                            [5] PLL control pins to select out frequency range
                                            0: 20MHz ~ 100MHz 1: 100MHz ~ 300MHz
                                            [4] Reserved [3] Reserved
                                            [2:1] Output Driving Capability
                                            00: 4mA 01: 8mA 10: 12mA 11: 16mA
                                            [0] Output slew rate
                                            0: Fast 1: Slow
                                           */
AMP506_Command_Write(0x41,0x01);
                                           //Set PLL=40Mhz * (0x42) / (0x41)
AMP506_Command_Write(0x42,0x01);
                                           //0x41 [7:6] Reserved [5:0] PLL Programmable pre-divider,
                                            6bit(1~63)
                                           //0x42 [7:6] Reserved [5:0] PLL Programmable loop
                                            divider, 6bit(1~63)
AMP506_Command_Write(0x00,0x00);
                                        // MSB of horizontal start coordinate value
AMP506_Command_Write(0x01,0x00);
                                         // LSB of horizontal start coordinate value
AMP506_Command_Write(0x02,0x01);
                                        // MSB of horizontal end coordinate value
AMP506_Command_Write(0x03,0x3F);
                                        // LSB of horizontal end coordinate value
          AMP506_Command_Write(0x04,0x00);
                                                   // MSB of vertical start coordinate value
          AMP506_Command_Write(0x05,0x00);
                                                   // LSB of vertical start coordinate value
          AMP506_Command_Write(0x06,0x01);
                                                   // MSB of vertical end coordinate value
          AMP506_Command_Write(0x07,0x3F);
                                                   // LSB of vertical end coordinate value
          AMP506_Command_Write(0x08,0x01); // MSB of input image horizontal resolution
          AMP506_Command_Write(0x09,0x40); // LSB of input image horizontal resolution
          AMP506_Command_Write(0x0a,0x00); //[17:16] bits of memory write start address
          AMP506_Command_Write(0x0b,0x00); //[15:8] bits of memory write start address
          AMP506_Command_Write(0x0c,0x00); //[7:0] bits of memory write start address
AMP506_Command_Write(0x10,0x0D); /*[7] Output data bits swap
                                                                  0: Normal 1:Swap
                                        [6] Output test mode enable 0: disable 1: enable
                                        [5:4] Serial mode data out bus selection
                                        00: X_ODATA17 ~ X_ODATA12 active, others are set to zero
                                        01: X_ODATA11 ~ X_ODATA06 active, others are set to zero
                                        10: X ODATA05 ~ X ODATA00 active, others are set to zero
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

```
11: reserved
                                   [3] Output data blanking
                                   0: set output data to 0
                                                          1: Normal display
                                 [2] Parallel or serial mode selection
                                   0: serial data out
                                                          1: parallel data output
                                 [1:0] Output clock selection
                                 00: system clock divided by 2
                                 01: system clock divided by 4
                                 10: system clock divided by 8
                                 11: reserved */
    AMP506_Command_Write(0x11,0x05);
 /*[7] Reserved
   [6:4] Even line of serial panel data out sequence or data bus order of parallel panel
   000: RGB
                001: RBG
                             010: GRB
                                         011: GBR 100: BRG 101: BGR
                                                                              Others: reserved
   [3] Reversed
   [2:0] Odd line of serial panel data out sequence
   000: RGB
                001: RBG
                             010: GRB
                                           011: GBR 100: BRG 101: BGR Others: reserved
  AMP506_Command_Write(0x12,0x00);
                                           // [3:0] MSB of output H sync. pulse start position
  AMP506_Command_Write(0x13,0x00);
                                           //[7:0] LSB of output H sync. pulse start position
  AMP506_Command_Write(0x14,0x00);
                                           // [3:0] MSB of output H sync. pulse width
   AMP506_Command_Write(0x15,0x10);
                                              //[7:0] LSB of output H sync. pulse width
   AMP506_Command_Write(0x16,0x00);
                                              //[3:0] MSB of output DE horizontal start position
   AMP506_Command_Write(0x17,0x38);
                                              //[7:0] LSB of output DE horizontal start position
AMP506_Command_Write(0x18,0x01); //[3:0] MSB of output DE horizontal active region in pixel
AMP506_Command_Write(0x19,0x40);
                                       //[7:0] LSB of output DE horizontal active region in pixel
AMP506_Command_Write(0x1a,0x01);
                                       //[7:4] Reserved [3:0] MSB of output H total in pixel
                                       //[7:0] LSB of output H total in pixel
AMP506_Command_Write(0x1b,0xb8);
AMP506_Command_Write(0x1c,0x00);
                                        //[3:0] MSB of output V sync. pulse start position
AMP506_Command_Write(0x1d,0x00);
                                        //[7:0] of output V sync. pulse start position
AMP506_Command_Write(0x1e,0x00);
                                         //[7:4] Reserved [3:0] MSB of output V sync. pulse width
AMP506_Command_Write(0x1f,0x08);
                                         //[7:0] LSB of output V sync. pulse width
AMP506_Command_Write(0x20,0x00);
                                         // [3:0] MSB of output DE vertical start position
AMP506_Command_Write(0x21,0x12);
                                         //[7:0] LSB of output DE vertical start position
```

// [3:0] MSB of output DE vertical active region in line

//[7:0] LSB of output DE vertical active region in line

AMP506_Command_Write(0x22,0x00);

AMP506_Command_Write(0x23,0xf0);

}

{

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

```
AMP506_Command_Write(0x24,0x01);
                                             //[7:4] Reversed [3:0] MSB of output V total in line
     AMP506_Command_Write(0x25,0x09);
                                             //[7:0] LSB of output V total in line
     AMP506_Command_Write(0x26,0x00);
                                             // [17:16] bits of memory read start address
     AMP506_Command_Write(0x27,0x00);
                                             //[7:0] [15:8] bits of memory read start address
     AMP506_Command_Write(0x28,0x00);
                                             //[7:0] [7:0] bits of memory read start address
    AMP506_Command_Write(0x29,0x01);
    //[7:1] Reversed [0] Load output timing related setting (H sync., V sync. and DE) to take effect
   AMP506_Command_Write(0x2d,0x08);
                                           /* [7:4] Reserved
                                             [3] Output pin X_DCON level control
                                             [2] Output clock inversion 0: Normal 1: Inverse
                                             [1:0] Image rotate
                                              00: 0° 01: 90° 10: 270° 11: 180°
   AMP506_Command_Write(0x30,0x00);
                                            //[7:4] Reserved [3:0] MSB of image horizontal shift value
   AMP506_Command_Write(0x31,0x00);
                                            //[7:0] LSB of image horizontal shift value
   AMP506_Command_Write(0x32,0x00);
                                            //[7:4] Reserved [3:0] MSB of image vertical shift value
   AMP506_Command_Write(0x33,0x00);
                                            //[7:0] LSB of image vertical shift value
   AMP506_Command_Write(0x34,0x01);
  // [3:0] MSB of image horizontal physical Resolution in memory
   AMP506_Command_Write(0x35,0x40);
   //[7:0] LSB of image horizontal physical resolution in memory
       AMP506_Command_Write(0x36,0x01);
//[7:4] Reserved [3:0] MSB of image vertical physical resolution in memory
       AMP506_Command_Write(0x37,0xe0);
//[7:0] LSB of image vertical physical resolution in memory
void AMP506_WindowSet(uint16 S_X,uint16 S_Y,uint16 E_X,uint16 E_Y)
            AMP506_80Mode_Command_SendAddress(0x00);
            AMP506\_80Mode\_Command\_SendData((S\_X)>>8);
            AMP506_80Mode_Command_SendData(S_X);
            AMP506_80Mode_Command_SendData((E_X-1)>>8);
            AMP506_80Mode_Command_SendData(E_X-1);
            AMP506_80Mode_Command_SendData(S_Y>>8);
            AMP506_80Mode_Command_SendData(S_Y);
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

```
AMP506_80Mode_Command_SendData((E_Y-1)>>8);

AMP506_80Mode_Command_SendData(E_Y-1);

void Full_386SCR(uint16 Dat16bit)

{
    int32 k,l;
    AMP506_WindowSet(0,0,Resolution_X,Resolution_Y);
    AMP506_80Mode_Command_SendAddress(0xc1); //_DisplayRAM_WriteEnable_
for(k=0;k<240*2;k++)

{
    for(l=0;l<320;l++)
    {
        AMP506_80Mode_16Bit_Memory_SendData(Dat16bit);
    }
    }

AMP506_80Mode_Command_SendAddress(0x80); // DisplayRAM_WriteDisable_
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

The TFT LCD controller default value is for AM320240NS already. So we can start to write our data in a few steps:


Target: To write a 640x240 data to Display RAM and scroll the display data by change the Horizontal offset register.

- 10.1 Step 1: Make sure the interface Protocol.
- 10.2 Step 2: Define the Horizontal ram seize = 640 and Vertical ram size = 240 640x240x18bit. REG[34]=0x02, REG[35]=0x80, REG[36]=0x00, REG[37]=0xF0
- 10.3 Step 3: Define the Panel X Size = 320

REG[8]=0x01, REG[9]=0x40

10.4 Step4: Define the Write window. Start=(0,0) End=(619,239)

REG[0]=0x00, REG[1]=0x00, REG[2]=0x02, REG[3]=0x6B, // Start X, End X REG[4]=0x00, REG[5]=0x00, REG[6]=0x00, REG[7]=0xEF, // Star Y, End Y



10.5 Step5: Write the 640x240x18 bit data consecutively

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY



10.6 Step6: The display will show the following image.



10.7 Step7: Change the Horizontal offset to switch or scroll the display data. Set the Horizontal offset = 160, REG[30]=00 REG[31]=A0. You will see



10.8 Step8: Change the Horizontal offset to switch or scroll the display data.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

Set the Horizontal offset = 320, REG[30]=01 REG[31]=40. You will see



37

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

DISPLAYED COLOR AND INPUT DATA

	Color & Gray										SIGNA								
	Scale	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(61)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
iteu	Red(31)	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(1)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(61)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green		••	••	:	:	:	:	:	••	••	••	••	:	••	:	:	:	:	:
Green	Green(31)	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(1)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Blue	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(31)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

11 QUALITY AND RELIABILITY

11.1 TEST CONDITIONS

Tests should be conducted under the following conditions:

Ambient temperature : $25 \pm 5^{\circ}$ C Humidity : $60 \pm 25\%$ RH.

11.2 SAMPLING PLAN


Sampling method shall be in accordance with MIL-STD-105E, level II, normal single sampling plan.

11.3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

11.4 APPEARANCE

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under flourescent light. The inspection area of LCD panel shall be within the range of following limits.



Preliminary The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

11.5 INSPECTION QUALITY CRITERIA

No.	Item	Criterior	Defect type		
1	Non display	No non display is allowed	Major		
2	Irregular operation	No irregular operation is a	Major		
3	Short	No short are allowed	Major		
4	Open	Any segments or comm are rejectable.	on patte	erns that don't activate	Major
5	Black/White spot (I)	Size D (mm) D ≤ 0.15 0.15 < D ≤ 0.20 0.20 < D ≤ 0.30 0.30 < D	Ac	ceptable number Ignore 3 2 0	Minor
6	Black/White line (I)	Length(mm) 10 < L	Minor		
7	Black/White sport (II)	Size D (mm) $D \le 0.30$ $0.30 < D \le 0.50$ $0.50 < D \le 1.20$ $1.20 < D$	Minor		
8	Black/White line (II)	Length (mm) Width (20 < L	Minor		
9	Back Light	 No Lighting is rejectab Flickering and abnorm 	Major		
10	Display pattern	$\frac{A+B}{2} \le 0.30$ 0 < C Note: 1. Acceptable up to 3 2. NG if there're to tw	Minor		

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AAMP DISPLAY

		thout the prior w.	ricen cons		IIVII BISTEITI	
	Blemish &					
11	Foreign matters	Size D (n	nm)	Ac	ceptable number	
		D < 0.15			N 4:	
	Size:	$0.15 < D \le 0.20$)		Ignore 3	Minor
	$D = \frac{A+B}{2}$	$0.20 < D \le 0.30$			2	
	$D = \frac{1}{2}$	0.30 < D			<u></u>	
		0.00 2				
		Width (mm)				
	Scratch on	W <u><</u> 0.03	Igno	re	Ignore	
	Polarizer	0.03 <w<0.05< td=""><td>L < 2</td><td></td><td>Ignore</td></w<0.05<>	L < 2		Ignore	
12		_	L > 2		1 1	Minor
	A	0.05 <w<u><0.08</w<u>	L > 1	.0 1		
	▲ B	_	L <u><</u> 1	.0	Ignore	
		0.08 <w< td=""><td>Note</td><td></td><td>Note(1)</td><td></td></w<>	Note		Note(1)	
		Note(1) Regard			11000(1)	
		Size D (n	nm)	Ac	ceptable number	
13	Bubble in	D < 0.20		Ignore		Minor
13	polarizer	0.20 < D < 0.50)		3	Minor
		0.50 < D < 0.80)		2	
		0.80 < D			0	
	Stains on	01 : 11 1				
14	LCD panel	Stains that car	Minor			
	surface	with a soft cloti	n or simila	r cleanin	g too are rejectable.	
15	Rust in Bezel	Rust which is v	Minor			
	Defect of land surface					
16		Evident crevice	Minor			
10	contact (poor	Evident crevice	IVIII IOI			
	soldering)					
		1 Failura to	ount nort-			Major
17	Parts	1. Failure to me	Major			
17	mounting	2. Parts not in	Major			
		3. Polarity, for	Major			
		1. LSI, IC lead	Minor			
18	Parts	outline.				
10	alignment	2. Chip compo	Minor			
		the leads is				
		1. 0.45< <i>φ</i>	,N≧1			Major
	Conductive	2. 0.30< <i>φ</i> <0.4	Minor			
19	foreign matter	· -		of solder	r ball (unit: mm)	IVIIIIOI
פו	(Solder ball,	,	Minor			
	Solder chips)	3. 0.50 <l< td=""><td>Minor</td></l<>	Minor			
		L: Average				
				•	burnout, the pattern is	N 4'
	Faulty PCB		• .	•	re for repair; 2 or more	Minor
20	correction	places are				
		2. Short circuit	Minor			
		been perfo				

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

		The TFT The acce					
21	Defect Dot	Bright dot	Dark dot	Total dot	Distance between Dark dark		Minor
		2	3	4	L≧5 mm		

12 Reliability test items (Note2):

No.	Test items	Conditions	Remark
1	High temperature storage	Ta=80°C 240Hrs	
2	Low temperature storage	Ta=-30°C 240Hrs	
3	High temperature operation	Ta=70°C 240Hrs	
4	Low temperature operation	Ta=-20°C 240Hrs	
5	High temperature and high humidity	Ta=40°C,85% RH 240Hrs	Operation
6	Heat shock	-30°C~80°C/200 cycles 1Hrs/cycle	Non-operation
7	Electrostatic discharge	\pm 200V,200Pf(0 Ω),once for each terminal	Non-operation
8	Vibration	Frequency range :8~33.3Hz Stoke :1.3mm Sweep :2.9G,33.3~400Hz Cycle :15 minutes 2 hours for each direction of X,Z 4 hours for Y direction	JIS C7021, A-10 Condition A
9	Mechanical shock	100G, 6ms,±X, ±Y,±Z 3 times for each direction	JIS C7021, A-7 Condition C
10	Vibration (With carton)	Random vibration: 0.015G ² /Hz from 5~200Hz -6dB/octave from 200~500Hz	IEC 68~34
11	Drop (with carton)	Height:60cm 1 corner,3 edges,6 surfaces	JIS Z0202

13 USE PRECAUTIONS

13.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

13.2 Installing precautions

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. $1M\Omega$ and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

13.3 Storage precautions

- 1) Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

13.4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- 3) The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY


13.5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.

Date: 2007/8/9 AMP DISPLAY 46

14 OUTLINE DIMENSION

14.1 OUTLINE DIMENSION



47

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMP DISPLAY

